

Simulation guide, ece145C/218C


Problem set 2

mark rodwell, rodwell@ece.ucsb.edu

Simulation directory

from the class web site download the archived ADS directory class_PA_LNA_project

Unarchive it, and open it.





Power Amplifier Simulation

start by opening the simulation file poweramp_sim

This is presently set up to simulate a 300 gigahertz power amplifier design called HBT_PA

The simulation mode is called harmonic balance: This is a large signal but frequency domain means of simulation. You might want to read the online ads documentation about it





Circuit and device models

On the left is the circuit diagram on the right is the transistor model.

In this particular example I am using a ucsb built model of a high frequency bipolar transistor. This allows me to place the current meter in the correct place without resorting to the negative capacitance tricks discussed in the notes.

In the circuit note that I am using the ideal output tuning network described in the lecture notes, and I'm using a bias network that is convenient for simulation but that could never be used in a real circuit



power amplifier simulation


The load tuning procedure is described in the notes.

here I'm showing you the resulting design after the load is correctly tuned.

This display window computes gains with the delivered source power, Not the available source power, because the input matching network hasn't been designed yet


this is the collector current

this is Vce




tuning the input network

I've used the tab called "Gamma_in_large_signal" To tune the input network to obtain a good large signal input match.



tuning the input network


Here's the resulting overall circuit including the input matching network



tuning the input network



And now with the input correctly tuned here's the gain in efficiency as a function of the available source power

To make these utilities work with your circuits you may need to go to the equations tab to redefine variables



Small signal gain frequency simulation

I can now open up the file PA_ss_analysis To simulate the small signal gain frequency characteristics of the circuit



Modeling a transistor without a built in ammeter

Let's open up the file called gain_testbench

The screenshot displays the Advanced Design System 2023 (Main) interface. The left pane shows a project tree with the following structure:


- /nfs/Mark/simulations/class_PA_LNA_project
 - biased_HBT
 - gain_testbench (highlighted with a red circle)
 - schematic
 - HB2TonePswp
 - HB2TonePswp.dds
 - HBT_AMP
 - HBT_GPA
 - HBT_LNA
 - HBT_PA
 - HBT_PA_5_classB
 - HBT_PA_copy
 - PA_plot.dds
 - PA_ss_analysis
 - PA_ss_analysis.dds
 - poweramp_plot_big.dds
 - poweramp_plot.dds
 - poweramp_sim
 - poweramp_sim_big
 - s_parameters
 - Sample_PA
 - scaled_HBT_two
 - SIM_HBT.dds
 - single_ended_to_dif2

The main workspace shows a schematic diagram for the gain_testbench. The circuit includes the following components and parameters:

- GpCircle**: GpCircle1, GpCircle2=gs_circle(S,2,51)
- VoltGain**: VoltGain1, VoltGain1=volt_gain(S,0.1,1E6,50)
- MaxGain**: maxg1, MAG=max_gain(S)
- Yopt**: Yopt1, Yopt1=yopt(Sopt,PortZ1)
- S-PARAMETERS**: SP2, Start=0.25 GHz, Stop=25 GHz, Step=0.25 GHz, CalcNoise=yes, Freq=
- S-PARAMETERS**: SP4, Start=75 GHz, Stop=110 GHz, Step=2 GHz, CalcNoise=no, Freq=
- S-PARAMETERS**: SP1, Start=1 GHz, Stop=400 GHz, Step=1 GHz, CalcNoise=yes, Freq=
- S-PARAMETERS**: SP3, Start=1 MHz, Stop=10 GHz, Step=10 GHz, CalcNoise=no, Freq=
- Term**: Term1, Num=1, Z=Z0
- Term**: Term2, Num=2, Z=Z0
- Zopt**: Zopt1, Zopt1=zopt(Sopt,PortZ1)
- GaCircle**: GaCircle1, GaCircle1=ga_circle(S,2,51)
- L_StubCircle**: L_StubCircle1, L_StubCircle1=l_stab_circle(S,51)
- MeasEqn**: meas1,
$$U = \frac{(((\text{real}(Z(2,1)) - \text{real}(Z(1,2)))^2 + (\text{imag}(Z(2,1)) - \text{imag}(Z(1,2)))^2)^{1/4} / (\text{real}(Z(1,1)) \cdot \text{real}(Z(2,2)) - \text{real}(Z(1,2)) \cdot \text{real}(Z(2,1))))^{0.5}}{h21 = (Y(2,1) / Y(1,1))}$$
$$Zl = (Z(2,1) * 50) / (Z(2,2) + 50)$$



Modeling a transistor without a built in ammeter

You would place here the transistor you are working with, probably an mrf 901. Since I don't have that installed on my computer I've instead created a fake transistor, highly idealized, with infinite current gain, 100 picoseconds for transit time, $C_{je}=0.1$ pF, and $C_{jc}=1$ pF. I've made both the capacitances independent of voltage in this highly simplified example



Modeling a transistor without a built in ammeter

You would place here the transistor you are working with, probably an mrf 901. Since I don't have that installed on my computer I've instead created a fake transistor, highly idealized, with infinite current gain, 100 picoseconds for transit time, $C_{je}=0.1$ pF, and $C_{jc}=1$ pF. I've made both the capacitances independent of voltage in this highly simplified example. R_{bb} is 10 Ohms, and 33% of C_{cb} is internal to R_{bb} (i.e. $C_{cbx}=2/3$ pF and $C_{cbi}=1/3$ pF). At 10 mA bias current you can see the current and power gain cutoff frequencies





Modeling a transistor without a built in ammeter

I now narrow the frequency range of simulation to something well below the transistor cutoff frequencies



I then use the value of the slope of $\text{Im}(Y_{12})$ to determine the value of the transistor C_{cb}

One can then correctly place the ammeter for power amplifier simulations as was discussed in the notes.




Modeling a transistor without a built in ammeter

Note that you will have to edit the graphs in the power amplifier plot window file to point to the current meter you are using




Simulating a variable gain amplifier

I have created an amplifier file called HBT_VGA. You will need to change the design frequency to 915 MHz, to replace the transistors with MRF901 models, And to replace the ideal components with real ones. First, with SRC4 set so that the right transistor is off, Follow the design procedure to design the circuit as if it was a power amplifier, following the procedure on slides 1-14. You can then vary src for and observe the gain and output power characteristics vary as you vary this control voltage




Simulating the peak detector

I have created files called `detector_sim`, `HBT_peak_detector`, and `detector_plot` which allow you to simulate and plot the relationship between available source power and DC output voltage of the peak detector. The right plot shows output voltage in V vs. available source power in dBm. You will of course have to change the frequency range the element values and possibly the circuit topology to represent the problem you are working in the problem set



Simulating the phase frequency difference detector

Here is a template for simulating the phase frequency difference detector. It uses ideal mixer and filter models. LPF1 and LPF2 Are just to suppress the harmonics of 915 MHz. LPF3 Is the delay in the phase frequency detector. VMULT Is an ideal voltage multiplier which you must replace with your actual transistor circuit.





Simulating the phase frequency difference detector

with a 1 Hz offset between the RF and LO frequencies, the output is $10 \text{ mV} \cdot \sin(2 \cdot \pi \cdot 1 \text{ Hz} \cdot t)$.

K_{detector} can be calculated from this

Note that the dc output of the detector is in the range of ten to the minus ten volts







Simulating the phase frequency difference detector

with a 50 MHz offset between the RF and LO frequencies, the output is $10 \text{ mV} \cdot \cos(2 \cdot \pi \cdot 1 \text{ Hz} \cdot t) + 10 \text{ mV}$.

K_{detector} can be calculated from this

Note that the dc output of the detector is 10mV



Simulating the phase frequency difference detector

It is clear that I must give you further guidance on how to design this for your lab project.

You must replace the ideal voltage multiplier with your actual transistor circuit.

We must decide the PLL Loop bandwidth.

The maximum range of the frequency difference detector should be about ten times that.

That will determine the appropriate delay for the delay line filter. And consequently its bandwidth.

We must put a voltage limiter on the tuning voltage for the voltage controlled oscillator so that it can't tune outside the frequency range of the frequency difference detector.

Finally we must make sure that the sign of phase detection and of frequency detection are the same so that the loop locks properly