


ECE137B Problem set #6,

	<p>Problem 1</p> <p>a) The operational amplifier has infinite input impedance, zero output impedance, infinite common-mode rejection ratio, and a differential gain of <math>A_{diff}=10,000</math>. <math>R_1=5k\Omega</math>, <math>R_2=1k\Omega</math>. Find the gain <math>V_{out}/V_{in}</math>. (b) Now suppose that the op-amp has a differential input impedance of <math>100 k\Omega</math>. Find the closed-loop input impedance</p> <p>c) the differential amplifier has an output impedance of <math>10 \Omega</math>. Find the closed-loop output impedance.</p>
	<p>Problem 2</p> <p>The operational amplifier shown above has zero output impedance, infinite common-mode rejection ratio, and a differential gain of <math>A_{diff}=10^3</math>. <math>R_f=30k\Omega</math>, <math>R_1=10 k\Omega</math>. The amplifier input impedance, however, is only <math>100 \Omega</math>. Find the gain <math>V_{out}/V_{gen}</math>.</p>
	<p>Problem 3. Feedback amplifier stability analysis by the Bode method. The operational amplifier has a differential gain of <math>10^6</math>. Its differential gain has three significant poles, one at <math>5\text{Hz}</math>, one at <math>10\text{MHz}</math>, and one at <math>20 \text{MHz}</math>. The amplifier is otherwise ideal.. We will consider 2 cases: a) <math>R_1=0</math> and <math>R_2=1k\Omega</math> b) <math>R_1=9k\Omega</math> and <math>R_2=1k\Omega</math>. In each of cases a), and b) do the following:</p> <ul style="list-style-type: none"> <li>•Draw Bode plots (Magnitude and phase) of <math>A_d(f)</math> and <math>\beta(f)</math></li> <li>•Find the loop bandwidth and estimate from this the bandwidth of <math>V_{out}/V_{gen}</math>.</li> <li>•Find the gain margin and the phase margin of the feedback loop. Is the amplifier stable?</li> </ul>



**Problem 4**

Stability analysis: the Root Locus


The operational amplifier has a differential gain of 1,000,000. Its differential gain has **two** significant poles, one at 10 Hz, and one at 1 MHz. The amplifier is otherwise ideal.  $R_{gen}=0$ . Consider 2 cases: a)  $R1=0$  and  $R2=1k\Omega$  b)  $R1=19k\Omega$  and  $R2=1k\Omega$ . In each of cases a), and b) do the following:

Solve mathematically for  $V_{out}(s)/V_{gen}(s)$   
Find the natural frequency, the damped frequency, and the damping factor

Draw to scale the location of the poles of  $V_{out}(s)/V_{gen}(s)$  on the S-plane.

Graph the (amplitude) of  $V_{out}(j\omega)/V_{gen}(j\omega)$

Graph the step response of the amplifier  $V_{out}(t)$  given  $V_{in}(t)=1V \cdot U(t)$



**Problem 5 :** The transistors are modeled by the small signal model below left, and have 0.8 nm oxide thickness, 22 nm gate length, and a 0.25 V threshold. Mobility is  $200 \text{ cm}^2/(\text{V}\cdot\text{s})$ , saturation drift velocity is  $1E7 \text{ cm/s}$ , and  $1/\lambda = \infty$ . The gate capacitance  $C_{gs}$  is  $\epsilon_r \epsilon_{ox} L_g W_g / T_{ox} + (0.5\text{fF} / \mu\text{m}) \cdot W_g$  while  $C_{gd}$  is  $(0.5\text{fF} / \mu\text{m}) \cdot W_g$ .  $\lambda = 0$ .

The supplies are +/- 1 volts..

Q1,2,4,5,6,7,9 are to be biased at 0.1 mA and at  $V_{gs}=0.3$  Volts. You will need to find the gate width of all FETs.  $Rf2=100 \text{ k}\Omega$ ,  $Rf1=1 \text{ M}\Omega$ . (a) Find all DC bias conditions

(b) At low frequencies, find the loop gain  $T$ ,  $A_{\infty}$ , and the closed loop gain  $A_{cl} = \bar{V}_{out}/V_{gen}$ . (c) Using your preferred method of analysis, find the location of all significant poles in the loop transmission. c) Draw a Bode plot of the magnitude of  $T(j\omega)$ . Find the phase margin of the feedback loop.