

A Transferred-Substrate HBT Wideband Differential Amplifier to 50 GHz

B. Agarwal, Q. Lee, R. Pullela, D. Mensa, J. Guthrie, and M. J. W. Rodwell

Abstract— Differential amplifiers are used in automatic-gain-control amplifiers and limiting amplifiers in fiber-optic receivers. Here we present a differential amplifier fabricated in the transferred-substrate HBT IC technology. The amplifier has a gain of 11 dB and the 3-dB bandwidth is greater than 50 GHz. Two gain stages with DC interstage coupling are used. Biasing is through active current mirrors and a single negative power supply. A bandwidth of 50 GHz is the highest bandwidth ever reported for a broadband differential amplifier in any technology.

Keywords— HBT, transferred-substrate, InP, broadband, differential.

I. INTRODUCTION

BROADBAND amplifiers are key components in fiber-optic receivers [1]-[6]. They are used in the main amplifier to amplify the weak signals received from the preamplifier. The output amplitude of the main amplifier must be constant irrespective of the wide input dynamic range, thus requiring a automatic-gain-control (AGC) type or a symmetric limiting type amplifier. Limiting amplifiers are also used in the clock recovery circuit to provide a constant amplitude recovered clock. Apart from keeping the output level constant, the main amplifier must have high broadband gain, flat gain characteristics from DC to $\sim 70\%$ of the bitrate and constant group delay. Often, a differential amplifying stage forms the core in such amplifiers. The advantages of differential operation compared to single-ended operation are improved immunity to electromagnetic crosstalk, good common mode suppression, ease of DC biasing and symmetric non-saturating limiting characteristics. The amplifiers could be implemented in either lumped or distributed configuration. Distributed amplifiers generally obtain a higher bandwidth in a given transistor technology. However, good low-frequency response is difficult to achieve, in-band gain ripple is often present and die areas are large. Lumped amplifiers can be DC-coupled, have smaller die areas and smooth gain-frequency characteristics. The bandwidth of amplifiers reported in literature is often limited either by intrinsic device bandwidth or by technological limitations (like poor heat-sinking or wiring capacitance) or a combination of both. Future high-speed fiber-optic systems will require amplifiers with very high bandwidths.

This paper presents a broadband lumped differential amplifier in the AlInAs/GaInAs transferred-substrate HBT IC technology. This technology has demonstrated devices with >400 GHz bandwidth [7], and resistive feedback amplifiers




Fig. 1. Schematic cross-section of the IC fabrication process.

with 50 GHz bandwidth [8]. Here we present a two stage DC-coupled differential amplifier. The low frequency gain is 11 dB and the 3-dB bandwidth is greater than 50 GHz. Biasing is done with active HBT current mirrors and a single negative power supply. A bandwidth of 50 GHz is the highest bandwidth ever reported for a broadband differential amplifier in any technology.

II. TECHNOLOGY

The epitaxial layer structure and fabrication process is described in our earlier work [7]. Fig. 1 shows a schematic cross-section of the IC process. Devices with emitter dimensions of $0.75 \times 25 \mu\text{m}^2$ and collector dimensions of about $1.8 \times 29 \mu\text{m}^2$ were fabricated on this wafer. From DC common-emitter characteristics, the small signal current gain at DC, β , is 50. BV_{CEO} is about 3 V, but reduces to 1.5 V at 10^5 A/cm^2 . BV_{CBO} is 6 V. From the measured current gain and the unilateral power gain *vs.* frequency, the extrapolated f_τ and f_{max} are 160 GHz and 370 GHz respectively. Figs. 2(a) and (b) show variation of f_τ and f_{max} with emitter current density J_E and collector-emitter voltage V_{CE} respectively. Peak f_τ is 175 GHz and is obtained at $J_E = 1.6 \times 10^5 \text{ A/cm}^2$ and $V_{CE} = 1$ V. Peak f_{max} is 370 GHz at $J_E = 1.0 \times 10^5 \text{ A/cm}^2$ and $V_{CE} = 1.1$ V. The amplifier is designed to operate close to peak f_τ and f_{max} bias.

III. CIRCUIT DESIGN

Fig. 3 shows a schematic circuit diagram of the amplifier with the element values. A variation of the classic transadmittance-transimpedance design by Cherry & Hooper [9], with 50Ω interstage impedances is used here. The first stage has a emitter-coupled pair with input emitter follower buffers and emitter degeneration. 50Ω shunt




Fig. 2. Variation of f_{τ} and f_{max} with (a) emitter current density J_E and (b) collector-emitter voltage V_{CE} .

input resistors set the input impedance of the overall amplifier. 50Ω output resistors are used in the collectors, setting a 50Ω output impedance of the first stage. The second stage employs transimpedance loading to obtain a 50Ω input impedance and 50Ω output impedance. Level-shifting diodes are used to bias all transistors below breakdown. Active biasing with transistor current mirrors and a single negative supply is used. Input and output DC levels are designed to be the same thus enabling DC coupling between successive stages of the amplifier. Fig. 4 shows a photomicrograph of the amplifier. A total of 22 transistors are used. The chip dimensions are $0.75 \text{ mm} \times 0.44 \text{ mm}$.




Fig. 3. Schematic circuit diagram of the amplifier.




Fig. 4. Photograph of the differential amplifier IC ($0.75 \text{ mm} \times 0.44 \text{ mm}$).




Fig. 5. Measured forward gain s_{21} of the amplifier.

IV. RESULTS

The amplifier performance was measured with a network analyzer from 45 MHz - 50 GHz. Only single-ended characteristics (two-port) were measured, with the other ports terminated off-chip in 50Ω . The negative supply was at -2.5 V and the input DC level of -0.3 V was applied with a independent supply. The total bias current through the amplifier was 96 mA . The IC consumes 250 mW DC power. Fig. 5 shows the forward gain s_{21} of the amplifier. The low-frequency gain is 11 dB and the 3-dB bandwidth is $>50 \text{ GHz}$. The dashed curve shows the gain of a different amplifier at different bias conditions. A lower bandwidth and a more flat response is obtained. The bias voltages and overall current is the same, but the reference current in the first gain stage is reduced (from 14 to 11 mA) and that of the second gain stage is increased. The low frequency gain is the same, but the in-band gain variation is




Fig. 6. Measured input return loss s_{11} , output return loss s_{22} , and reverse isolation s_{12} of the amplifier.

less than 1 dB, and the bandwidth is 40 GHz for the dashed curve. Such flat gain response is important for acceptable bit-error-rates in high-speed systems. The gain ripple at high frequencies is a result of using a two-port calibration with off-chip terminations of the two unused ports. Fig. 6 shows the input and output return losses and the reverse isolation of the amplifier.

V. CONCLUSIONS

We have demonstrated a broadband DC-coupled differential amplifier with AlInAs/GaInAs transferred-substrate HBTs. The amplifier achieves 11 dB gain and >50 GHz 3-dB bandwidth. A bandwidth of 50 GHz is the highest bandwidth ever reported for a broadband differential amplifier in any technology. Higher device bandwidths, and hence higher circuit bandwidths are possible by scaling the emitters and collectors of transferred-substrate HBTs to submicron dimensions. Variable-gain operation is possible in this configuration by varying the emitter currents of the emitter-coupled pair in the first stage. This will be addressed in future, more sophisticated designs. The use of a microstrip wiring environment, along with low-inductance ground vias and a ground plane make ICs in this technology suitable for packaging. Amplifiers with these high bandwidths will be useful for future high-speed communication systems.

ACKNOWLEDGMENTS

This work was supported by the ONR under grant N00014-95-1-0688, the AFOSR under grant F4962096-1-0019, a California Hughes Micro no. 8960808 and the DARPA under the MOST program.

REFERENCES

- [1] M. Yung, J. Jensen, G. Raghavan, M. Rodwell, M. Hafizi, R. Walden, K. Elliott, M. Kardos, Y. Brown, M. Montes, H. Sun and W. Stanchina, "An InP HBT low power receiver IC integrating AGC amplifier, clock recovery circuit and demultiplexer", *GaAs IC Symp. Tech. Dig.*, 1997, pp. 204-206.
- [2] K. Runge, P. J. Zampardi, R. L. Pierson, P. B. Thomas, S. M. Beccue, R. Yu, and K. C. Wang, "High-speed AlGaAs/GaAs HBT circuits for up to 40 Gb/s optical communication", *GaAs IC Symp. Tech. Dig.*, 1997, pp. 211-214.
- [3] M. Nakamura, Y. Imai, S. Yamahata and Y. Umeda, "Over-30-GHz limiting amplifier ICs with small phase deviation for optical communication systems", *IEEE J. Solid-State Circuits*, vol. 31, pp. 1091-1099, 1996.
- [4] M. Moller, H. -M. Rein and H. Wernz, "15 Gbit/s high-gain limiting amplifier fabricated using Si-bipolar production technology", *Electron. Lett.*, vol. 30, pp. 1519-1520, 1994.
- [5] N. Nagano, T. Suzuki, M. Soda, K. Kasahara and K. Honjo, "AlGaAs/GaAs heterojunction bipolar transistor ICs for optical transmission systems", *IEICE Trans. Electron.*, vol. E76-C, pp. 883-890, 1993.
- [6] H. Suzuki, K. Watanabe, K. Ishikawa, H. Masuda, K. Ouchi, T. Tanoue and R. Takeyari, "InP/InGaAs HBT ICs for 40 Gbit/s optical transmission systems", *GaAs IC Symp. Tech. Dig.*, 1997, pp. 215-218.
- [7] Q. Lee, B. Agarwal, D. Mensa, R. Pulella, J. Guthrie, L. Samoska and M. J. W. Rodwell, "A >400 GHz f_{max} transferred-substrate HBT integrated circuit technology", *IEEE Electron Device Lett.*, to appear, March 1998.
- [8] B. Agarwal, D. Mensa, Q. Lee, R. Pulella, J. Guthrie, L. Samoska and M. J. W. Rodwell, "A 50 GHz feedback amplifier with AlInAs/GaInAs transferred-substrate HBT", *Intl' Electron Devices Meeting Tech. Dig.*, 1997, pp. 743-746.

- [9] B. M. Cherry and D. E. Hooper, "The design of wide-band transistor feedback amplifiers", *Proc. IEEE*, vol. 51, pp. 375-389, 1963.