A 50mm Copper/Polymer Substrate HBT IC Technology for >100GHz MMICs

James Guthrie, D. Mensa, T. Mathew, Q. Lee, S. Krishnan, S. Jaganathan, S. Ceran, Y. Betser and M.J.W. Rodwell University of California, Santa Barbara

arlo@vpeak.ece.ucsb.edu 805-893-8044, 805-893-3262 fax

Introduction

100+GHz integrated circuits require:

- Better active devices
- Appropriate, controlled impedance wiring environment
- Packageability
- Complex, delay sensitive circuits will require dense integration



- UCSB "transferred substrate" process allows lateral scaling of HBT. Record f_{max} more than doubled.
- Most circuits demand high f_t . Laterally scalable device allows f_{max} to be retained when f_t is improved by vertical scaling.

Substrate Engineering

For Packaging

- parasitic ground lead inductance
- heatsinking of densely integrated active devices

For Wiring

- minimize shared parasitic inductance to ground
- suppress coupling between lines
- high group velocities benefit delay sensitive circuits

Package Grounding Parasitics

- Shared ground return inductance couples sub-circuits
- peripheral wire/ribbon bond grounding introduces substantial inductance



Miller Multiplication

100GHz ICs demand low ground return inductance





Peripheral grounding allows parallel plate mode resonance InP die dimensions must be <0.4mm at 100GHz



Wiring Environment for 100+GHz

- complex ICs require densely packed transmission lines, controlled Z_o
- Must suppress: line-line coupling substrate modes radiation crosstalk via shared L_{ground}
- Low $\epsilon_{\rm r}$ transmission line dielectric for short delays



Line separation, $W \ge 3h$ typically required.



Cu/Polymer Substrate Process

- InAlAs/InGaAs HBT
- HBTs, passive elements, interconnects fabricated on InP
- Microstrip substrate deposited
- InP removed
- Collectors formed



HBT's, passives, interconnect on InP



Electroplated Cu surrogate substrate formed, InP removed



Deposit BCB polymer dielectric microstrip can be made arbitrarily thin

Dry etch ground vias vias are short, small, aligned to active areas

Electroplate the Surrogate Substrate



Electroplate thick ground plane to serve as surrogate substrate

Au, Ni plated from commercial chemistry

~30 μ m of Cu from simple CuSO₄, H₂SO₄ solution



- InAIAs/InGaAs emitter: large thermal resistance
- Need InP emitter with its 15:1 better κ_{th}
- Cu substrate affords κ_{th} 5:1 better than InP

Transfer of Entire 2" HBT MMIC Wafer



Cu Surrogate Substrate



Discrete HBT from 50mm Wafer



- Transistors in this work had relaxed geometry
- *f_{max}* of transferred substrate HBTs improves with lithographic scaling
- f_t over 250GHz, f_{max} over 800GHz demonstrated with transferred substrate HBTs







Measured S parameters, with respect to 50 Ω characteristic Z₀, of differential cascode tuned amplifier.

Conclusions

- large fast ICs need thin wafers, microstrip
- our Cu substrate technology allows arbitrarily thin microstrip
- It also promises to solve heatsinking problem
- Furthermore, we can integrate scalable bipolar devices in our technology

