

Submicron Transferred-Substrate Heterojunction Bipolar Transistors

Y. Betser, Q. Lee, S. C. Martin*, D. Mensa, R. P. Smith*, J. Guthrie and M. J. W. Rodwell

Department of Electrical and Computer Engineering
University of California, Santa Barbara, CA 93106
* Jet Propulsion Laboratory, California Institute of Technology
4800 Oak Grove Drive, Pasadena, CA 91109

Abstract

We report submicron transferred-substrate AlInAs/GaInAs heterojunction bipolar transistors. Devices with 0.4 μm emitter and 0.4 μm collector widths have 17.5 dB unilateral gain at 110 GHz. Extrapolating at -20 dB/decade, the power gain cut-off frequency f_{max} is 820 GHz. The high f_{max} results from the scaling of HBT junction widths, from elimination of collector series resistance through the use of a Schottky collector contact, and from partial screening of the collector-base capacitance by the collector space charge.

Introduction

Very wide bandwidth heterojunction bipolar transistors (HBTs) [1], [2] will enable microwave analog-digital converters, microwave direct digital frequency synthesis, fiber-optic transmission at >40 Gb/s, and wireless data networks at frequencies above 100 GHz. Such ICs will demand very high transistor current gain cutoff frequency f_T and power gain cutoff frequency f_{max} . While vertical scaling of the device increases f_T , lateral scaling is also necessary to simultaneously obtain low values of base-collector capacitance C_{cb} and base resistance R_{bb} , contributing to high values of $f_{\text{max}} \sim \sqrt{f_T / 8\pi R_{bb} C_{cbi}}$, (C_{cbi} is the fraction of C_{cb} charged through the base resistance R_{bb}). The transferred-substrate technology [3], allows both lateral and vertical scaling of the HBT dimensions. We had earlier reported transferred-substrate HBTs with 0.8 μm collector junction width and > 400 GHz f_{max} [3]. Here we report submicron devices fabricated using electron-beam lithography with estimated 820 GHz f_{max} , the highest reported for any transistor.

Device Design and Fabrication

The MBE epitaxial layer structure used in this work is identical to [3], except that the base is 40 nm thick, is Be-doped at $5 \times 10^{19} \text{ cm}^{-3}$ and uses 50 meV base bandgap grading, introduced by varying the Ga:In ratio. The fabrication process is similar to that described in [3]. Emitter contact metal is defined by E-beam lithography at 0.5 μm linewidth, which produces 0.4 μm wide base/emitter junction after the dry/wet etch process. Collector metal, with a "T"

cross-section, is defined by E-beam lithography at 0.5 μm contact width (figure 1a). An isotropic collector recess etch to 0.05 μm depth forms collector-base junctions with a tapered profile, reducing C_{cb} while maintaining latitude for emitter-collector misalignment. After etching collector junction width is 0.4 μm . A device schematic cross-section is shown in figure 1b.




Fig. 1. (a) 0.4 μm Schottky collector stripe. (b) Schematic cross-section of transferred-substrate HBT.

Results

The devices were characterized by HP8510 on-wafer network analysis from 0 to 50 GHz and 75-110 GHz using (GGB Inc.) waveguide-coupled microwave wafer probes. To avoid measurement errors (in S_{12} , hence U) arising from microwave probe-probe coupling, the HBTs are separated from the probe pads by 230- μm -length on-wafer microstrip lines. On wafer calibration standards were used to de-embed

the transistor S-parameters. The standard Line-reflect-line (LRL) technique was used. Biasing at $V_{ce} = 1.2$ volts and $I_c = 5.0$ mA, devices with $0.4 \mu\text{m}$ emitter and $0.4 \mu\text{m}$ collector widths obtained 3.2 dB current gain and 17.5 dB unilateral power gain at 110 GHz (figure 2). Extrapolating at -20 dB/decade, the current gain cut-off frequency f_T is 162 GHz and the power gain cut-off frequency f_{max} is a record 820 GHz. The common-emitter (figure 2) and common-base (not shown) maximum stable gains are 12.2 dB and 16.0 dB at 110 GHz.




Fig. 2. Common-emitter RF characteristics of device with a $0.4 \times 6 \mu\text{m}^2$ emitter and a $0.4 \times 10 \mu\text{m}^2$ collector, biased at $V_{ce} = 1.2$ V and $I_c = 5$ mA.

Figure 3 shows a small-signal hybrid- π model for a device with a $0.4 \times 6 \mu\text{m}^2$ emitter and a $0.4 \times 10 \mu\text{m}^2$ collector biased at $I_c = 5$ mA and $V_{ce} = 1.2$ V. The forward time delay ($\tau_f = \tau_b + \tau_c$), the base emitter depletion capacitance, the base collector output resistance and the base collector capacitance were extracted from the s-parameters of the device measured as a function of the bias.




Fig. 3. Device equivalent circuit model at $V_{ce} = 1.2$ V and $I_c = 5$ mA.

The rest of the component's values shown in Figure 3, were calculated from the physical dimensions of the device and process parameters (e.g. sheet resistance). The value of $C_{cbi} = 0.4$ fF was determined by fitting to the measured unilateral

gain. This value is smaller than the intrinsic dielectric capacitance ($\epsilon A_E/T_c = 0.88$ fF, T_c the collector thickness) due to the differential space-charge effect [5], [6], [7]. The C_{cbi} cancellation can be evaluated experimentally by measuring the change of f_T with V_{ce} , using $C_{cbi} = \epsilon A_E/T_c - I_E \times \partial \tau_c / \partial V_{bc}$ [5]. The measured f_T vs. V_{ce} indicates $\partial \tau_c / \partial V_{bc} \sim 0.1$ ps/Volt, predicting $C_{cbi} \sim 0.38$ fF at $I_c = 5$ mA. The extracted value of C_{cbi} (0.4 fF) is 2.2:1 smaller than the expected zero-current capacitance ($\epsilon A_E/T_c = 0.88$ fF). Comparing the present results with those reported in [3], the high f_{max} value results from scaling of HBT junction widths and from partial screening of the collector-base capacitance by the collector space charge.

Conclusions

We have demonstrated submicron transferred-substrate heterojunction bipolar transistors. Devices with $0.4 \times 6 \mu\text{m}^2$ emitters and $0.4 \times 10 \mu\text{m}^2$ collectors obtained an extrapolated f_T of 162 GHz and f_{max} of 820 GHz. With further scaling, HBTs with > 1000 GHz f_{max} should be feasible, permitting ICs operating above 300 GHz.

Acknowledgments

This work was supported by the ONR under grant no. N00014-99-23063 and N00014-98-0068. JPL work performed at the Center for Space Microelectronics Technology, JPL, Caltech, and sponsored by the NASA Office of Space Science.

References

1. M. Rodwell, Q. Lee, D. Mensa, J. Guthrie, S. Jaganathan, T. Matthew, S. Long, "48 GHz Digital ICs Using Transferred Substrate HBTs", *IEEE GaAs IC Symp. Tech. Dig.*, pp. 113-117, 1998.
2. M. Sokolich, D.P. Docter, Y.K. Brown, A.R. Kramer, J.F. Jensen, W.E. Stanchina, S. Thomas III, C.H. Fields, D.A. Ahmari, M. Lui, R. Martinez, J. Duvall, "A Low Power 52.9 GHz Static Divider Implemented in a Manufacturable 180 GHz AlInAs/InGaAs HBT IC Technology", *IEEE GaAs IC Symp. Tech. Dig.*, pp. 117-120, 1998.
3. Q. Lee, B. Agarwal, D. Mensa, R. Pallela, J. Guthrie, L. Samoska and M. J. W. Rodwell, "A > 400 GHz f_{max} transferred-substrate heterojunction bipolar transistor IC technology", *IEEE Electron Dev. Lett.*, vol. 19, pp. 77-79, 1998.
4. Y. Matsuoka, S. Yamahata, S. Yamaguchi, K. Murata, E. Sano, and T. Ishibashi, "IC-oriented self-aligned high-performance AlGaAs/GaAs ballistic collection transistors and their applications to high-speed ICs", *IEICE Trans. on Electron.*, vol. E76-C, pp. 1392-1401, 1993.
5. Y. Betser and D. Ritter, "Reduction of the Base-Collector Capacitance in InP/GaInAs Heterojunction Bipolar Transistors due to Electron Velocity Modulation", *IEEE Trans. Electron. Dev.*, vol. 46, pp. 628-633, 1999.
6. L. H. Camnitz and N. Moll, "An Analysis of the Cutoff-Frequency Behavior of Microwave Heterojunction Bipolar Transistors", In *Compound Semiconductor Transistors*, edited by S. Tiwari, pp. 21-45, IEEE Press, Piscataway, 1992.
7. R. W. H. Engemann and C. A. Liechti, "Bias Dependence of GaAs and InP MESFET Parameters", *IEEE Trans. Electron Dev.*, vol. ED-24, no. 11, pp. 1288-1296, Nov. 1977.