

# ***On the Feasibility of Few-THz Bipolar Transistors***

***M. Rodwell, E. Lind, Z. Griffith, S. R. Bank\*, A. M. Crook\*,  
U. Singisetti, M. Wistey, G. Burek, and A. C. Gossard  
University of California, Santa Barbara***

---

## **Sponsors**

*J. Zolper, S. Pappert, M. Rosker  
DARPA (TFAST, SWIFT, FLARE)*

*D. Purdy, I. Mack  
Office of Naval Research*

*Kwok Ng, Jim Hutchby  
Semiconductor Research  
Corporation*

## **Collaborators (HBT)**

*M. Urteaga, R. Pierson, P. Rowell, M-J Choe, B. Brar  
Teledyne Scientific Company*

*X. M. Fang, D. Lubyshev, Y. Wu, J. M. Fastenau, W.K. Liu  
International Quantum Epitaxy, Inc.*

*S. Mohney  
Penn State University*

*\*Now at University of Texas, Austin*

# Specific Acknowledgements

---



***(Prof.) Erik Lind***

***125 nm HBTs  
process technology  
theory / epi design***




***Dr. Zach Griffith***

***500 & 250 nm HBTs  
150 GHz Logic  
100 GHz op-amps***

# THz Transistors are coming soon; both InP & Silicon

**InP Bipolars: 250 nm generation: → 780 GHz  $f_{max}$ , 424 GHz  $f_{\tau}$ , 4-5 V  $BV_{CEO}$**

**125 nm & 62 nm nodes  
→ ~THz devices**



**IBM IEDM '06: 65 nm SOI CMOS → 450 GHz  $f_{max}$ , ~1 V operation**

**Intel Jan '07: 45 nm / high-K / metal gate**

**continued rapid progress**

**→ continued pressure on III-V technologies**

Intel Demonstration High-k + Metal Gate Transistors on 45 nm Microprocessors		Intel's Logic Technology Evolution				
Process Name:	P1262	P1264	P1266	P1268	P1270	
Lithography:	90 nm	65 nm	45 nm	32 nm	22 nm	
1 <sup>st</sup> Production:	2003	2005	2007	2009	2011	

Mark Bohr, Intel Senior Fellow, Logic Technology Development  
Kaizad Mistry, 45 nm Program Manager, Logic Technology Development

Jan 2007

**If you can't beat them, join them !**

**unclear if Si MOSFETs will work well at sub-22-nm gate length**

**InGaAs/InAs/InP channels under serious investigation for CMOS VLSI.**

*Datta, DeAlamo, Sadana, ...*


# THz InP vs. near-THz CMOS: different opportunities

65 / 45 / 33 / 22 ... nm CMOS


vast #s of very fast transistors

... having low breakdown, sloppy DC parameters

what **NEW** mm-wave applications will this enable ?



massive monolithic mm-wave arrays  
→ 1 Gb/s over ~1 km




mm-wave MIMO

**An advanced low power, high performance, strained channel 65nm technology**

S. Tyagi, C. Ash, P. Bai, G. Curato, H. Deshpande, S. Ganrewaram, O. Goonka, R. Heuser, R. James, C. Kanyon, S.H. Lee, N. Lindert, M. Lu, R. Nagarthy, S. Natarajan, C. Parker, J. Sebastian, B. Sel, S. Sivakumar, A. St. Amour, K. Tone

Portland Technology Development,  
Intel Corporation, Hillsboro, OR, USA


©2004 Intel Corporation






**DC parameters  
limit analog precision...**

# THz InP vs. near-THz CMOS: different opportunities

**InP HBT: THz bandwidths, good breakdown, analog precision**




&



M. Jones

**340 GHz, 70 mW amplifiers (design)**


*In future: 700 or 1000 GHz amplifiers ?*



Z. Griffith

**200 GHz digital logic (design)**

*In future: 450 GHz clock rate ?*



M. Urteaga  
(Teledyne)


Z. Griffith

**30-50 GHz gain-bandwidth op-amps → low IM3 @ 2**

**GHz** *In future: 200 GHz op-amps for low-IM3 10 GHz amplifiers?*

# Transistor Benchmarks


$f_{max}$  matters



Tuned amplifiers:  $f_{max}$  sets bandwidth


Mixed-signal:

$$C_{cb} \Delta V / I_c, C_{je} \Delta V / I_c, R_{ex} I_c / \Delta V, R_{bb} I_c / \Delta V, \tau_f$$



Goal is  $>1 \text{ THz } f_t$  and  $f_{max}$   
 $<50 \text{ fs } C \Delta V / I$  charging delays

***BVCEO is not the only voltage limit***



Need Safe Operating Area  
...at least  $BV_{ceo}/2$  at  $J_{max}/2$

thermal resistance,  
high-current breakdown  
high-temperature operation ( $\sim 75 \text{ C}$ ) ?

→ emphasize InP-collector DHBTs

# HBT Scaling Laws


# Frequency Limits and Scaling Laws of (most) Electron Devices

$\tau \propto$  thickness

$C \propto$  area / thickness

$R_{top} \propto \rho_{contact} / \text{area}$

$R_{bottom} \propto 1 / \text{stripe length}$



**applies to almost all semiconductor devices:**

transistors: BJTs & HBTs, MOSFETS & HEMTs,  
Schottky diodes, photodiodes, photo mixers, RTDs, ...


**Applies whenever AC signals are removed through Ohmic contacts**  
**Diode lasers avoid  $R/C/\tau$  limits by radiating through end facets**

# HBT scaling laws

Goal: double transistor bandwidth when used in **any** circuit


→ keep constant all resistances, voltages, currents

→ reduce 2:1 all capacitances and all transport delays



(emitter length  $L_E$ )

# InP DHBTs: September 2007



- Teledyne
- ▼ UIUC DHBT
- △ NTT
- ETHZ/SFU
- ▲ UIUC SHBT
- UCSB DHBT
- △ NGST
- △ Pohang
- △ HRL
- ▲ IBM SiGe
- ▼ Vitesse

## popular metrics :

$f_t$  or  $f_{\max}$  alone

$(f_t + f_{\max}) / 2$

$\sqrt{f_t f_{\max}}$

$(1/f_t + 1/f_{\max})^{-1}$

## ***much better metrics :***

### power amplifiers :

PAE, associated gain,  
mW/ $\mu\text{m}$

### low noise amplifiers :

$F_{\min}$ , associated gain,

### digital :

$f_{\text{clock}}$ , hence

$(C_{cb} \Delta V / I_c)$ ,

$(R_{ex} I_c / \Delta V)$ ,


$(R_{bb} I_c / \Delta V)$ ,

$(\tau_b + \tau_c)$

# HBT Scaling Roadmaps


# multi-THz InP HBT Scaling Roadmap

emitter	512	256	128	64	32 nm width
	<u>16</u>	<u>8</u>	<u>4</u>	<u>2</u>	<u>1 <math>\Omega \cdot \mu\text{m}^2</math> access <math>\rho</math></u>
base	300	175	120	60	30 nm contact width,
	<u>20</u>	<u>10</u>	<u>5</u>	<u>2.5</u>	<u>1.25 <math>\Omega \cdot \mu\text{m}^2</math> contact <math>\rho</math></u>
collector	150	106	75	53	37.5 nm thick,
	<u>4.5</u>	<u>9</u>	<u>18</u>	<u>36</u>	<u>72 mA/<math>\mu\text{m}^2</math> current density</u>
	4.9	4	3.3	2.75	2-2.5 V, breakdown
$f_\tau$	370	520	730	1000	1400 GHz
$f_{\text{max}}$	490	850	1300	2000	2800 GHz
power amplifiers	245	430	660	1000	1400 GHz
digital clock rate (static dividers)	150	240	330	480	660 GHz



# HBT Scaling Challenges

# Scaling challenges: What looks easy, what looks hard ?



key device parameter	required change
collector depletion layer thickness	decrease 2:1
base thickness	decrease 1.414:1
emitter junction width	decrease 4:1
collector junction width	decrease 4:1
emitter resistance per unit emitter area	decrease 4:1
current density	increase 4:1
base contact resistivity (if contacts lie above collector junction)	decrease 4:1

**Hard:**

**Thermal resistance (particularly IC-level)**

**Emitter contact + access resistance**

**Base contact resistance**

**Contact electromigration**

**Yield in deep submicron processes**


**high current density,  
low resistivity contacts,  
epitaxial & lithographic scaling**






**THz  
semiconductor  
devices**

# Thermal Resistance Scaling : Transistor, Substrate, Package


cylindrical heat flow near junction	spherical flow for $r > L_e$	planar flow for $r > D_{HBT} / 2$
$\Delta T_{\text{substrate}} \cong \frac{P}{\pi K_{InP} L_E} \ln\left(\frac{L_e}{W_e}\right) + \frac{P}{\pi K_{InP}} \left(\frac{1}{L_E} - \frac{1}{D}\right) + \frac{P}{K_{InP}} \cdot \left(\frac{T_{sub} - D/2}{D^2}\right)$		
increases logarithmically	insignificant variation	increases quadratically if $T_{sub}$ is constant



$$\Delta T_{\text{package}} \cong \left(\frac{1}{4} + \frac{1}{\pi}\right) \frac{P_{\text{chip}}}{K_{Cu} W_{\text{chip}}}$$



# Breakdown Voltage Scaling: Expect 2.4 V @ 1 THz $f_\tau$



**For mature, well-scaled InP DHBTs,  $f_\tau \times BV_{CEO} = 2.4 \text{ THz-Volts}$ .**


**HBTs:**

**500 nm Generation**


# 512 nm InP DHBT

Laboratory  
Technology

500 nm mesa HBT




150 GHz M/S latches



UCSB / Teledyne / GCS

175 GHz amplifiers




UCSB

Production

(Teledyne)


500 nm sidewall HBT



Teledyne

$$f_{\tau} = 405 \text{ GHz}$$
$$f_{\max} = 392 \text{ GHz}$$
$$V_{br, ceo} = 4 \text{ V}$$


DDS IC: 4500 HBTs



Teledyne / BAE

20 GHz clock

38 GHz op-amps



Teledyne / UCSB



46 dBm OIP3 @ 2 GHz  
with 1 W dissipation

Z. Griffith  
M. Urteaga  
P. Rowell  
D. Pierson  
B. Brar  
V. Paidi



**HBTs:**

**250 nm Generation**

# 256 nm Generation InP DHBT





## 340 GHz, 70 mW amplifier design





## 200 GHz master-slave latch design

Z. Griffith, E. Lind,  
J. Hacker, M. Jones



## 150 nm thick collector



## 70 nm thick collector




## 60 nm thick collector



# 125 nm InP HBT development

# 125 nm Technology Development


## New Emitter Process



*Scalable below 128 nm width*

## First results

*are at 250 nm emitter width*




*Simultaneously 560 GHz  $f_t$  &  $f_{max}$*

*$BV_{ceo} = 3.3$  V*


*...can do much better...*

# 128 nm InP HBT: Technology Development

E. Lind




**New Emitter Process for 128 and 64 nm junctions**  
 dry etched metal  
 dry etched junction  
 refractory W or Mo contact → stable at very high  $J_e$   
 $< 0.8 \Omega\text{-}\mu\text{m}^2$  contact resistivity



**New, thin --12 nm -- base-collector grade:**  
 most of collector is high- $E_g$  InP  
 → does not degrade  $V_{brceo}$   
 grade sufficiently thin even for 64 nm HBTs

alternative epi layer designs (InP/GaAsSb/InP) are not necessary



**first results: close but not perfect**  
 slip-ups: wide 250 nm emitters, poor base contacts  
 only a 560GHz / 560GHz / 3 V device  
 target was 700 / 700 / 3 ... try again soon...

# Improvements in Emitter Access Resistance


125 nm generation requires  $5 \Omega - \mu\text{m}^2$  emitter resistivities

65 nm generation requires  $1-2 \Omega - \mu\text{m}^2$


## Recent Results (ONR contacts program)

<b>ErAs/Mb</b>	<b>MBE in-situ</b>	<b><math>1.5 \Omega - \mu\text{m}^2</math></b>
<b>Mb</b>	<b>MBE in-situ</b>	<b><math>0.6 \Omega - \mu\text{m}^2</math></b>
<b>TiPdAu</b>	<b>ex-situ</b>	<b><math>0.5 \Omega - \mu\text{m}^2</math></b>
<b>TiW</b>	<b>ex-situ</b>	<b><math>0.7 \Omega - \mu\text{m}^2</math></b>


Degeneracy contributes  $1 \Omega - \mu\text{m}^2$




20 nm emitter-base depletion layer contributes  $1 \Omega - \mu\text{m}^2$  resistance



$$\frac{\partial E_{fn}(x)}{\partial x} = \frac{-J}{qn(x)}$$





# Current UCSB TiW emitter process






Emitter prior to InP wet etch

- 5 nm Ti layer for improved adhesion
- 25 nm SiN<sub>x</sub> sidewalls protects Ti/TiW during Cl<sub>2</sub> and BHF etch, improves adhesion
- Standard triple mesa
- BCB passivation



# RF & DC data –70 nm collector, 22 nm base InP Type-I DHBT

E. Lind



Emitter width ~ 250 nm

First reported device with  $f_t, f_{max} > 500 \text{ GHz}$

$BV_{CEO} \sim 3.3 \text{ V}, BV_{CBO} = 3.9 \text{ V}$  ( $J_{e,c} = 15 \text{ kA}/\text{cm}^2$ )


Emitter contact (from RF extraction),  $R_{cont} < 5 \Omega \cdot \mu\text{m}^2$

Base:  $R_{sheet} = 780 \Omega/\text{sq}, R_{cont} \sim 15 \Omega \cdot \mu\text{m}^2$

Collector:  $R_{sheet} = 11.1 \Omega/\text{sq}, R_{cont} \sim 10.1 \Omega \cdot \mu\text{m}^2$

**64 nm & 32 nm  
(THz) InP HBT**

# 64 & 32 nm Generations: Example Process Flow



**One critical lithographic step, no critical alignments**

**Refractory base and emitter contacts**

**Base-emitter ledge for leakage current control**

# Reliability...


*...depends upon stress and upon device structure.*

*high current density → heating thermal design is critical*

*high current density → contact electromigration need refractory (W, TiW, Mo,...) contacts*


*must investigate failure mechanisms driven by high current density in semiconductor dark-line defects*

*Given the need for large I/C charging rates, high current density is unavoidable.*



## multi-THz InP HBT Scaling Roadmap

emitter	512	256	128	64	32 nm width
	16	8	4	2	1 Ω·μm <sup>2</sup> access ρ
base	300	175	120	60	30 nm width,
	20	10	5	2.5	1.25 Ω·μm <sup>2</sup> contact ρ
collector	150	106	75	53	37.5 nm thick,
	4.5	9	18	36	72 mA/μm <sup>2</sup> current density
	4.9	4	3.3	2.75	2-2.5 V, breakdown
$f_c$	370	520	730	1000	1400 GHz
$f_{max}$	490	850	1300	2000	2800 GHz
power amplifiers	245	430	660	1000	1400 GHz
digital clock rate (static dividers)	150	240	330	480	660 GHz




# Interconnects: Substrate Microstrip Has Problems

**Thick Substrate**  
→ low skin loss

$\alpha_{skin} \propto \frac{1}{\epsilon_r^{1/2} H}$

**Zero ground inductance in package**


**No ground plane breaks in IC**



**High via inductance**


12 pH for 100 μm substrate -- 7.5 Ω @ 100 GHz

**TM substrate mode coupling**




Strong coupling when substrate approaches  $\sim \lambda_d / 4$  thickness

**lines must be widely spaced**



Line spacings must be  $\sim 3 \times$  (substrate thickness)


**ground vias must be widely spaced**




**all factors require very thin substrates for >100 GHz ICs**  
→ lapping to  $\sim 50 \mu\text{m}$  substrate thickness typical for 100+ GHz

# Interconnect: Coplanar Waveguide Has Many Problems !


No ground vias  
No need (???) to thin substrate




Hard to ground IC to package



Parasitic microstrip mode




ground plane breaks → loss of ground integrity



Parasitic slot mode

substrate mode coupling or substrate losses




→ substrate *must* be thinned !


III-V: semi-insulating substrate → substrate mode coupling → must thin wafer to  $\lambda_d/2$ , must have vias to kill microstrip mode.

Silicon conducting substrate → substrate conductivity losses


Repairing ground plane with ground straps is effective only in simple ICs  
In more complex CPW ICs, ground plane rapidly vanishes  
→ common-lead inductance → strong circuit-circuit coupling



40 Gb/s differential TWA modulator driver  
note CPW lines, fragmented ground plane



35 GHz master-slave latch in CPW  
note fragmented ground plane



175 GHz tuned amplifier in CPW  
note fragmented ground plane

poor ground integrity



loss of impedance control




ground bounce



coupling, EMI, oscillation



# THz IC Interconnects will be Silicon-Like



**Microstrip wiring; metal 4 ground plane**

**P-doped substrate, junction isolation → kill substrate modes, negligible substrate capacitance**

**Through-wafer thermal vias (etch stop) → address device & IC thermal scaling**

**Through-wafer electrical vias (no etch stop) → low-ground-bounce IC-package connection**


# Comparison to SiGe

# SiGe Today : Parasitic Reduction for Increased Bandwidth


wide emitter contact: low resistance  
narrow emitter junction: scaling (low  $R_{bb}/A_e$ )

thick extrinsic base : low resistance  
thin intrinsic base: low transit time

wide base contacts: low resistance  
narrow collector junction: low capacitance



**These are planar approximations to radial contacts:**




$$R_{bulk} = \frac{2\rho_{bulk}}{\pi L} \ln\left(\frac{\sqrt{2} \cdot r}{W}\right)$$

$$R_{contact} = \frac{2\rho_c}{\pi L r}$$

$$R_{total,min} = \frac{2\rho_{bulk}}{\pi L} \left[ 1.34 + \ln\left(\frac{\rho_{contact}}{W\rho_{bulk}}\right) \right]$$

→ **reduced access resistance**

# Parasitic Reduction Could Help Less with Small Devices




**Scaling for increased HBT bandwidth:**

**Lateral dimensions vary as  $\sim(\text{bandwidth})^{-1}$ , vertical as  $\sim(\text{bandwidth})^{-2}$ .**

**→ Proportionally larger parasitic capacitances from extrinsic contact regions.**

**Let us compare intrinsic device structures...**



# InP vs. SiGe: Comparison with Intrinsic Device

**Assumption: Mesa structure, change from SiGe to InP, keep the same bandwidth**

$$\tau_c = T_c / 2v \quad \frac{C_{cb}}{I_c} \sim \frac{A_c}{A_e} \frac{\tau_c / 2}{(V_{cb,app} + \phi)} \quad v \text{ increased } 3.5 : 1 \rightarrow \text{increase collector thickness } 3.5 : 1$$

breakdown increased in proportion to  $(E_{max}v)$

$$J_{Kirk} = \frac{2\varepsilon v (V_{cb,applied} + V_{cb,depletion} + 2\phi)}{T_c^2} \quad J \text{ decreases } 3.5 : 1 \rightarrow \text{junction areas increase } 3.5 : 1$$

$$\Delta T \cong \frac{P}{\pi K_{Th} L_E} \ln\left(\frac{L_e}{W_e}\right) + \frac{P}{\pi K_{Th} L_E} \quad \text{For equal } \Delta T, L_e \text{ remains constant, } W_e \text{ increases } 3.5 : 1$$

( $K_{th}$  is higher in Si, but Si needs SiO<sub>2</sub> trenches)

Required lithographic feature size is ~ 3.5 : 1 larger

$$R_{ex} = \rho_c / A_e \quad \text{Required contact resistivities are similarly relaxed}$$

$$R_{bb} \cong \frac{\rho_s W_e}{12L_e} + \frac{\rho_s W_{bc}}{6L_e} + \frac{\rho_c}{A_{contacts}}$$

→ about 3.5:1 larger dimensions, 3.5:1 larger breakdown for a given device bandwidth

→ higher bandwidths achieved due to high velocities and low resistance contacts

# On the Feasibility of Few-THz Bipolar Transistors

---

## InP Bipolar Transistors

*Scaling limits: contact resistivities, device and IC thermal resistances.*

*62 nm (1 THz  $f_{\tau}$ , 1.5 THz  $f_{max}$ ) scaling generation is feasible.*

*700 GHz amplifiers, 450 GHz digital logic*

*Is the 32 nm (1 THz amplifiers) generation feasible ?*

---

## SiGe Bipolar Transistors

*Sophisticated device structure → harder to project further progress*

*Contact + access resistivities & thermal resistivities are key scaling limits*

(end)

**non-animated  
versions of the three  
key scaling slides**

# HBT scaling laws

Goal: double transistor bandwidth when used in **any** circuit

→ keep constant all resistances, voltages, currents

→ reduce 2:1 all capacitances and all transport delays


$$\tau_b = T_b^2 / 2D_n + T_b / v \quad \rightarrow \text{thin base } \sim 1.414:1$$

$$\tau_c = T_c / 2v \quad \rightarrow \text{thin collector } 2:1$$

$$C_{cb} \propto A_c / T_c \quad \rightarrow \text{reduce junction areas } 4:1$$

$$R_{ex} = \rho_c / A_e \quad \rightarrow \text{reduce emitter contact resistivity } 4:1$$

$$I_{c,Kirk} \propto A_e / T_c^2 \quad (\text{current remains constant, as desired})$$



(emitter length  $L_E$ )

$$\Delta T \cong \frac{P}{\pi K_{InP} L_E} \ln\left(\frac{L_e}{W_e}\right) + \frac{P}{\pi K_{InP} L_E}$$

need to reduce junction areas 4:1  
 reduce widths 2:1 & reduce length 2:1 → doubles  $\Delta T$  ✗  
 reducing widths 4:1, keep constant length → small  $\Delta T$  increase ✓

$$R_{bb} \cong \underbrace{\frac{\rho_s W_e}{12L_e} + \frac{\rho_s W_{bc}}{6L_e}}_{\text{base contact resistivity}} + \frac{\rho_c}{A_{contacts}} \quad \rightarrow \text{reduce base contact resistivity } 4:1$$

reduce widths 2:1 & reduce length 2:1 → constant  $R_{bb}$  ✓  
 reducing widths 4:1, keep constant length → reduced  $R_{bb}$  ✓✓

**Linewidths scale as the inverse square of bandwidth because thermal constraints dominate.**


# First-Order HBT Design

$$\tau_b = T_b^2 / 2D_n + T_b / v$$

$$\tau_c = T_c / 2v$$

$$R_{ex} = \rho_c / A_e$$

$$R_{bb} \cong \frac{\rho_s W_e}{12L_e} + \frac{\rho_s W_{bc}}{6L_e} + \frac{\rho_c}{A_{contacts}}$$



$$C_{cb} = \epsilon A_c / T_c$$

$$I_{c,Kirk} = 2\epsilon v_{eff} L_E (W_E + 2T_c)(V_{cb} + V_{cb,depletion} + 2\phi) / T_c^2$$

$$C_{cb} / I_c = (A_c / A_e) \cdot \tau_c \cdot (V_{cb,app} + V_{cb,depl} + 2\phi)^{-1}$$

$$\Delta T \cong \frac{P}{\pi K_{InP} L_E} \ln\left(\frac{L_e}{W_e}\right) + \frac{P}{\pi K_{InP} L_E}$$