
InGaAs MOSFET with self-aligned Source/Drain by MBE regrowth

Uttam Singiseti*, Mark A. Wistey, Greg J. Burek, Erdem Arkun, Ashish K. Baraskar, Brian J. Thibeault, C. J. Palmstrøm, A.C. Gossard, and M.J.W. Rodwell

*ECE and Materials Departments
University of California, Santa Barbara, CA, USA*

Yanning Sun, Edward W. Kiewra, and D.K. Sadana
IBM T J Watson Research Center, Yorktown Heights, NY, USA

2008 International Symposium on Compound Semiconductors
Rust, Germany

*uttam@ece.ucsb.edu



ISCS 2008

Outline

- **Motivation: III-V MOSFETs**
- **Approach: Self-aligned source/drain by MBE regrowth**
- **FET and Contacts Results**
- **Conclusion**

Why III-V MOSFETs

Silicon MOSFETs:

- Scaling limit beyond sub-22 nm L_g
- Non-feasibility of sub-0.5 nm equivalent oxide thickness (EOT)


Alternative III-V channel materials

III-V materials \rightarrow lower m^* \rightarrow higher velocities (v_{eff})


$$I_d / W_g = qn_s v_{eff} \quad I_d / Q_{transit} = v_{eff} / L_g$$

$$In_{0.53}Ga_{0.47}As : m^* = 0.041 \cdot m, v_{eff} \sim v_{th} = 3.5 \cdot 10^7 \text{ cm/s}$$

22 nm InGaAs MOSFET




Predicted drive current: $\sim 5 \text{ mA}/\mu\text{m}^{1,2}$



Key Challenges

- 1 nm EOT gate dielectric
- 5 nm channel with back barrier
- $15 \Omega\text{-}\mu\text{m}$ source resistance
- $5 \times 10^{19} \text{ cm}^{-3}$ source active doping²

InGaAs MOSFET with Source/Drain regrowth



Process scalable to 22 nm

Source/Drain defined by MBE regrowth


Regrowth InGaAs, in situ Mo contact Resistance:

$$0.5 \Omega\text{-}\mu\text{m}^2 \text{ (} 2.5 \Omega\text{-}\mu\text{m)}^*$$


Process flow

Gate definition

Sidewall, Source/Drain



Gate Definition: Challenges





- *Must scale to 22 nm*
- *Dielectric cap surrounding the gate for source/drain regrowth*
- *Metal & Dielectric etch must stop in 5 nm channel*
- *Dry etch must not damage thin channel*

Process must leave surfaces ready for S/D regrowth


Gate Stack: Multiple Layers & Selective Etches

Key: stop etch before reaching dielectric, then gentle low-power etch to stop on dielectric




Process scalable to sub-100 nm gate lengths

Dielectric etch and sidewall formation




Surface cleaning before regrowth

- Clean organics by 30 min UV Ozone
- Ex-situ HCl:H₂O clean
- In-situ 30 min H clean
- c(4×2) reconstruction before regrowth
- Defect free regrowth





*Epi-ready surface before regrowth,
defect free regrowth on processed wafer*

Height selective Etching*





MOSFET characteristics



- Extremely low drive current: $2 \mu A/\mu m$
- Extremely high $R_{on} = 10-100 k\Omega$
- Why is R_s so high?



Source Resistance 1: Poly Growth on InP



- Spotty RHEED during regrowth: faceted growth
- InP desorbs P during hydrogen clean or regrowth: InP converts to highly-strained InAs*
- From TLM measurement, $R_{sh} = 310 \Omega/\square$, $\rho_c = 130 \Omega\text{-}\mu\text{m}^2$ and $R_s = 300 \Omega\text{-}\mu\text{m}$

Sheet resistance doesn't explain 1 M Ω - μm source resistance.

Source Resistance 2: Gap in Regrowth



- No regrowth within 200 nm of gate because of shadowing by gate
- Gap region is depleted of electrons
- Breakdown at $V_g=0V$, $\sim 8V$, consistent with 400 nm gap and InGaAs breakdown field of $20V/\mu m^*$

High source resistance because of electron depletion in the gap

Regrowth: Solutions

*smooth InGaAs regrowth on thin InGaP**

Acc.V Spot Magn Det WD |-----| 500 nm
10.0 kV 3.0 65000x TLD 5.9 080513D_"Q2"_InGaAs_regrowth

*High T migration enhanced
Epitaxial (MEE) regrowth**

No Gap

gate

regrowth interface

Acc.V Spot Magn Det WD |-----| 200 nm
10.0 kV 5.0 120000x TLD 5.1 080610E Regrowth

Conclusion

- Scalable III-V MOSFET process with self-aligned source/drain with MBE regrowth
- Gate process and H clean leave a epi-ready 5 nm channel
- Low drive current in initial devices because of break in regrowth
- Improved regrowth techniques in next generation of devices

This work was supported by Semiconductor Research Corporation under the Non-classical CMOS Research Program