

Planarization and Regrowth of Self-Aligned Ohmic Contacts on InGaAs

*Mark Wistey, Greg Burek, Uttam Singisetty, Austin Nelson, Brian Thibeault,
Joël Cagnon, Susanne Stemmer, Arthur Gossard, Mark Rodwell*


University of California, Santa Barbara

Seth Bank

University of Texas-Austin

- Motivation: Can InGaAs MOSFETs beat Si?
 - Contact resistance is key: $R_c \sim 1 / f^2$
- Planarization & Etchback — Self-aligned
- Regrown Low Resistance Contacts and MEE
- InGaP Etch Stop Layer
- Conclusions

In Order to Beat Silicon...




Target...	Strategy...
$R_{sd} = 180 \Omega\text{-}\mu\text{m}$	In _x Ga _{1-x} As channel
$I_{ds} = 6 \text{ mA}/\mu\text{m}$ & low gate leakage	High gate barrier: MOSFET
$L_g = 22 \text{ nm}$, low SD leakage	High back barrier: AlGaAs
$R_c = 1 \Omega\text{-}\mu\text{m}^2$ ($10^{-8} \Omega\text{-cm}^2$)	Regrow S/D epitaxially.*
$R_{access} = 10 \Omega\text{-}\mu\text{m}$	Backfill channel recess etch.*
$R_c \sim 1 / f^2$	



*Major challenges for MBE.

Surface Cleaning for Regrowth

- Encapsulate all gate metals
- Surface clean:
 - Recess etch
 - UV ozone 30min
 - 1:10 HCl:H₂O for 1 min, DI rinse
 - UHV bake 200°C
 - H clean or thermally desorb oxide





• No extended defects, low contact resistance: $1.3 \Omega\text{-}\mu\text{m}^2$



Planarization & Etchback



- Goal: self-aligned, selective area contacts



Planarization & Etchback

- Goal: self-aligned, selective area contacts


1. Spin on thick polymer




Planarization & Etchback

- Goal: self-aligned, selective area contacts


1. Spin on thick polymer



2. O₂ Ash or Developer




4. Strip resist




Planarization & Etchback

- Goal: self-aligned, selective area contacts


1. Spin on thick polymer




2. O₂ Ash or Developer



3. Mo & InGaAs Etch





4. Strip resist





Choice of Polymers

PMGI / MIF developer





Lost in Mo etch

BCB / CF4+O2



Difficult to process

SPR510 / O2 plasma






Spin: 4kRPM 30s. Bake: 90°C 1min, 110°C 1min.

- Photoresist (SPR-510):
 - Easy to process
 - Withstands wet & dry etches
 - Smooth & uniform...

Low Power Plasma Gives Smooth Etchback

- Etchback in high energy O₂ plasma:
 - Extreme roughness (micromasking)
 - Scum
- Etchback in low energy O₂ plasma (ICP) or UV ozone:
 - Clean, smooth surfaces, no scum



Planarization: Repeatable and Easy

- Thickness by naked eye





- Purple/Blue – 300nm

- Yellow – 200nm

- Light Blue – 100nm



- Burnt/Black – <70nm

- High yield esp. for $<1\mu\text{m}$





MBE Regrowth: Bad at any Temperature?

- Conditions: $0.5 \mu\text{m/hr}$, $\text{V}/\text{III}=35$
- Low growth temperature ($<400^\circ\text{C}$):
 - Smooth in far field
 - Gap near gate (shadowing)
 - No contact to channel!




MBE Regrowth: Bad at any Temperature?

- Conditions: $0.5 \mu\text{m/hr}$, $\text{V}/\text{III}=35$
- Low growth temperature ($<400^\circ\text{C}$):
 - Smooth in far field
 - Gap near gate (shadowing)
 - No contact to channel!



- High growth temperature ($>490^\circ\text{C}$):
 - Selective/preferential epi on InGaAs
 - No gaps near gate
 - Rough far field
 - High resistance



Gap-free Regrowth by MEE

Migration-Enhanced Epitaxy (MEE) conditions:


490-550°C (pyrometer)

As flux constant $\sim 1 \times 10^{-6}$ Torr: V/III ~ 3 , not interrupted.


0.5nm InGaAs:Si pulses (3.7 sec), 10-15 sec As soak

RHEED: 4x2 ==> 1x2 ==> 4x2 with each pulse.

SEM Cross Section



SEM Side View (Oblique)




- No gaps
- Smooth surfaces.



- High Si activation ($4 \times 10^{19} \text{ cm}^{-3}$).
- Quasi-selective: no growth on sidewalls

Rough Regrowth on Thin InP Etch Stop Layer


- Conversion of 2-4nm InP to InAs
- Strain relaxation



Rough Regrowth on Thin InP Etch Stop Layer




- Conversion of 2-4nm InP to InAs
- Strain relaxation




Regrowth on InGaP


- Replace InP with InGaP
- Converts to InGaAs
(good!)
- Strain compensation



InGaP regrowth RHEED



InGaP regrowth SEM



Acc.V Spot Magn Det WD | 500 nm
10.0 kV 3.0 65000x TLD 5.9 080513D_Q2_InGaAs_regrowth

- **Surface clean before regrowth:**
 - UV ozone, 10% HCl, then H clean or thermal desorb
 - Lowest resistance regrown contacts: **R_c = 1.3 Ω-μm²**
(1.3x10⁻⁸ Ω-cm²)
- **Planarization by photoresist: simple & repeatable**
 - No lithography needed
 - MBE + Planarization = **Self-Aligned Regrowth**
- **Gap-free regrowth (n=4x10¹⁹ cm⁻³) by MEE above 490°C**
- **InGaP etch stop prevents relaxation before regrowth**


Acknowledgements



- **Chris Palmstrøm and Erdem Arkun (now at UCSB)**
- **IBM Yorktown: Yanning Sun, Edward Kiewra, Devendra Sadana**
- **SRC**

Additional Slides

Transmission Line Method




$$R(L) = (R_{SH}/W) * (L + 2L_t)$$


$$R(0) = 2R_c = 2L_t * R_{SH}/W$$

$$r_c = R_c * A_c$$


$$r_c = R_{SH} * L_t^2$$



Transmission Line Method



Resistance measurements



TLM Measurement





Image courtesy Adam Crook, 2007


Contact Resistance: In-situ Mo Contacts



Step 2



Step 1




- InGaAs-InGaAs regrown interface resistance $< 1 \Omega \cdot \mu\text{m}^2$ on unprocessed surfaces.
- Regrown interfaces comparable with $0.5 \Omega \cdot \mu\text{m}^2$ from continuous epitaxy.



MOSFET Process Flow Detail

M. Rodwell, SRC Review, 2008


*non-selective area
S/D regrowth*




*selective area
S/D regrowth*




(starting material)




blanket gate deposition




etch gate,
etch dielectric
etch upper channel




sidewall formation



S/D regrowth
S/D contacts



mesa isolate S/D



Posts, planarization, pads


Process Flow: Gate Deposition

High-k first on pristine channel.

Tall gate stack.

Litho.

Selective etches to channel.



Process Flow: Gate Deposition


High-k first on pristine channel.



Tall gate stack.

Litho.

Selective etches to channel.



Process Flow: Gate Deposition

High-k first on pristine channel.




Tall gate stack.

Litho.

SiO₂

Selective etches to channel.





Critical etch process:

Stop on channel with no damage →

Gate Stack: Multiple Layers & Selective Etches

Key: stop etch before reaching dielectric, then gentle low-power etch to stop on dielectric



Process Flow: Sidewalls & Recess Etch

|


SiN_x or SiO₂ sidewalls

Encapsulate gate metals

Controlled recess etch

Slow facet planes

Not needed for depletion-mode FETs




Regrowth Interface Resistances: Measured Data

When tested individually in separate experiments:

In-situ Mo Contact $\rho_c = 1 \Omega \cdot \mu\text{m}^2$

25 nm regrown InGaAs $R_{sh} = 70 \Omega/\text{sq}$



InGaAs-InGaAs re-growth resistance $< 1 \Omega \cdot \mu\text{m}^2$.

InGaAs-InP re-growth resistance = $6 \Omega \cdot \mu\text{m}^2$ (on thick InP).