Technology Development & Design for 22 nm InGaAs/InP-channel MOSFETs

M. Rodwell University of California, Santa Barbara

M. Wistey, U. Singisetti, G. Burek, A. Gossard, S. Stemmer, R. Engel-Herbert, Y. Hwang, Y. Zheng, C. Van de Walle University of California Santa Barbara

P. Asbeck, Y. Taur, A. Kummel, B. Yu, D. Wang, Y. Yuan, University of California San Diego

C. Palmstrøm, E. Arkun, P. Simmonds University of Minnesota


P. McIntyre, J. Harris, **Stanford University**

M. V. Fischetti, C. Sachs
University of Massachusetts Amherst

Specific Acknowledgements (Device Team)



Dr. Mark Wistey
Lead:
Device Development
MBE Regrowth



Uttam Singisetti



Greg Burek



Prof. Chris Palmstrøm CBE Regrowth



Dr. Erdem Arkun

Why III-V CMOS?

Why Develop III-V MOSFETs?

Silicon MOSFETs continue to scale...

...22 nm is feasible in production (or so the Silicon industry tells us...)

...16 nm ? -- it is not yet clear

If we can't make MOSFETs yet smaller, instead move the electrons faster:

$$I_d/W_g = qn_s v$$
 $I_d/Q_{transit} = v/L_g$

III-V materials→ lower m*→ higher velocities

Serious challenges:


High-K dielectrics on InGaAs channels, InGaAs growth on Si True MOSFET fabrication processes Designing small FETs which use <u>big</u> (low m*) electrons

Simple FET Scaling


Goal: double transistor bandwidth when used in any circuit

→ reduce 2:1 all capacitances and all transport delays

→ keep constant all resistances, voltages, currents



FET scaling: Output Conductance & DIBL



$$I_d = Q/\tau \quad \text{where} \quad \delta Q = C_{gs} \delta V_{gs} + C_{d-ch} \delta V_{ds}$$

$$transconductance \quad \text{output conductance}$$

 \rightarrow Keep L_g / T_{ox} constant as we scale L_g

Well-Known: Si FETs No Longer Scale Perfectly

Effective oxide thickness is no longer scaling in proportion to L_g

AANA SOOM BOOM AND	10.17	55.00	3855.T4	90,000	5557	97.5,7	//55/5	75	1.5
T _{ox} (nm) [2]	2.2	2.1	2.0	1.9	1.6	1.5	1.4	1.4	1.3
Gate Length (nm) [2]	75	65	53	45	37	32	28	25	22
g _m /g _{ds} at 5·L _{min-digital} [3]	47	40	32	30	30	30	30	30	30
1/f-noise (μV ² ·μm ² /Hz) [4]	190	180	160	140	100	90	80	80	70
σ V _{th} matching (mV·μm) [5]	6	6	6	6	5	5	5	5	5
I _{ds} (μΑ/μm) [6]	19	15	13	11	9	8	7	6	6
Peak F _t (GHz) [7]	120	140	170	200	240	280	320	360	400
Peak F _{max} (GHz) [8]	200	220	270	310	370	420	480	530	590
MEGR WILL	110000000	3535865	894849A505	* Longitude	Nacialia 1	0/6/1/9/20	190000	7,56,96,015	1000000

(ITRS roadmap copied from Larry Larson's files)

High - K gate dielectrics: SiO₂ interlayer limits acheivable (capacitance / area)

Gate capacitance density is not increasing rapidly

Output conductance is degrading

 $(C_{\text{parasitic}}/I_d)$ is improving only slowly ... soon will dominate gate delay


Highly Scaled MOSFETs: What Are Our Goals?

Low off-state current (10 nA/μm) for low static dissipation

 \rightarrow minimum subthreshold slope \rightarrow minimum L_g / T_{ox} low gate tunneling, low band-band tunneling


Low delay C_{FET} ΔV/I d in gates where transistor capacitances dominate.

Parasitic capacitances are 0.5-1.0 fF/ μ m \rightarrow while low C_{gs} is good, high I_d is much better



Low delay $C_{wire} \Delta V/I_d$ in gates where wiring capacitances dominate.

large FET footprint \rightarrow long wires between gates \rightarrow need high I_d / W_g ; target \sim 6 mA/ μ m




short transit time alone (low $C_{gs, int} \Delta V_{gs}/\Delta I_d$) is not sufficient

III-V MOSFETs: Drive Current and CV/I delay

III-V CMOS: The Benefit Is Low Mass, Not High Mobility

Simple drift - diffusion theory, nondegenerate, far above threshold:

$$I_D \approx c_{ox} W_g v_{injection} (V_{gs} - V_{th} - \Delta V)$$
 where $v_{injection} \sim v_{thermal} = (kT/m^*)^{1/2}$




low effective mass → *high currents*


mobilities above ~ 1000 cm²/V-s of little benefit at 22 nm Lg

Low Effective Mass Impairs Vertical Scaling

Shallow electron distribution needed for high g_m / G_{ds} ratio, low drain-induced barrier lowering.



Energy of Lth well state $\sim L^2/m^*T_{well}^2$. For thin wells, only 1st state can be populated. For <u>very</u> thin wells, 1st state approaches L-valley.



Only one vertical state in well.

Mimimum ~ 5 nm well thickness.

 \rightarrow Hard to scale below 22 nm L_g.

Density-Of-States Capacitance


$$E_f - E_{well} = n_s / (nm^* / 2\pi\hbar^2)$$

$$\downarrow$$

$$V_f - V_{well} = \rho_s / c_{dos}$$

where
$$c_{dos} = q^2 nm^* / 2\pi\hbar^2$$

and n is the # of band minima



Two implications:


- With $N_s > 10^{13}/cm^2$, electrons populate satellite valleys

Fischetti et al, IEDM2007

- Transconductance dominated by finite state density

Solomon & Laux, IEDM2001

Drive Current in the Ballistic & Degenerate Limits




$$c_{dos} = q^2 nm^* / 2\pi\hbar^2 = c_{dos,o} \cdot n \cdot (m^* / m_o)$$
, where *n* is the # of band minima

$$\Rightarrow J = \left(84 \frac{\text{mA}}{\mu \text{m}}\right) \cdot \left(\frac{V_{gs} - V_{th}}{1 \text{ V}}\right)^{3/2} \cdot \frac{n \cdot \left(m^* / m_o\right)^{1/2}}{\left(1 + \left(c_{dos,o} / c_{ox}\right) \cdot n \cdot \left(m^* / m_o\right)\right)^{3/2}}$$

Ballistic but nondegenerate case: $J \approx (kT/m^*)^{1/2} c_{ox} (V_{gs} - V_{th})$

More careful analyses by Taur & Asbeck Groups, UCSD; Fischetti Group: U-Mass: IEDM2007

Drive Current in the Ballistic & Degenerate Limits



Inclusive of non-parabolic band effects, which increase c_{dos} , InGaAs & InP have near-optimum mass for 0.4-1.0 nm EOT gate dielectrics

Rough Projections From Simple Ballistic Theory

22 nm gate length

0.5-1.0 fF/ μ m parasitic capacitances


Channel	EOT	drive current (700 mV overdrive)	intrinsic gate capacitance
InGaAs	1 nm	6 mA/μm	0.2 fF/μm
InGaAs	1/2 nm	8.5 mA/μm	0.25 fF/μm
Si	1 nm	2.5-3.5 mA/μm	0.7 fF/μm
Si	1/2 nm	5-7 mA/μm	1.4 fF/μm

InGaAs has much less gate capacitance 1 nm EOT → InGaAs gives much more drive current 1/2 nm EOT → InGaAs & Si have similar drive current InGaAs channel→ no benefit for sub-22-nm gate lengths


Device Structure & Process Flow

Device Fabrication: Goals & Challenges

III-V HEMTs are built like this→




....and most III-V MOSFETs are built like this→




P substrate


Device Fabrication: Goals & Challenges

Yet, we are developing, at great effort, a structure like this →




Why?







Why not just build HEMTs? Gate Barrier is Low!

Gate barrier is low: ~0.6 eV






Tunneling through barrier → sets minimum thickness



Emission over barrier


→ limits 2D carrier density




At
$$N_s = 10^{13} / \text{cm}^2$$
, $(E_f - E_c) \sim 0.6 \text{ eV}$

Why not just build HEMTs?


Gate barrier also lies under **source / drain** contacts




low leakage: need high barrier under gate



low resistance: need low barrier under <u>contacts</u>




The Structure We Need -- is Much Like a Si MOSFET



How do we make this device?

Source/Drain Implantation Does Not Look Easy




Implantation will intermix InGaAs well & InAlAs barrier
Annealing can't fix this.

Incommensurate sublimation of III vs. V elements during anneal

Need ~ 5 nm implant depth & ~ 6*10¹⁹ /cm³ doping

Implanted structures have not shown the necessary low contact resistivity.

So, We Are Forming the Source/Drain By Regrowth




The Required Performance is Formidable

~5 nm thick well


1 nm Insulator EOT

Target ~7 mA/ μ m @ 700 mV gate overdrive




Process Development

Process Flow with MBE Source/Drain Regrowth



Process Flow with MBE Source/Drain Regrowth



Gate Dielectrics


ALD Al₂O₃ from IBM (D. Sedana) & Stanford (P. McIntyre)

ALD ZrO₂ from Intel (S. Koveshnikov et al, DRC 2008)


 Al_2O_3 is more robust in processing.

→ initial process development

Process modules being developed for ZrO₂.



Gate Definition: Challenges




Must scale to 22 nm

Dielectric cap on gate for source/drain regrowth

Metal & Dielectric etch must stop in 5 nm channel


Semiconductor etch must not etch through 5 nm InP subchannel

Process must leave surfaces ready for S/D regrowth




Gate Stack: Multiple Layers & Selective Etches


Key: stop etch before reaching dielectric, then gentle low-power etch to stop on dielectric









Sidewall Formation



PECVD SiN sidewall deposition, low power anisotropic RIE etch

...sidewall etch must not damage the channel







Clean, Undamaged Surface Before Regrowth

undamaged InP subchannel


(after Al₂O₃ dielectric etch & InGaAs recess etch)






Two Source/Drain Regrowth Processes


non-selective area S/D regrowth by Molecular Beam Epitaxy: Wistey



selective area S/D regrowth by Chemical Beam Epitaxy: Palmstrøm / Arkun




Recess Etch & Regrowth: Inter-Relationships





InGaAs/InP composite channel permits selective InGaAs wet-etch, stopping on InP regrowth initiated on InP (desirable?)

If regrowth can extend laterally under sidewall, sidewall can be thicker





Regrowth interface resistance







Contact & Regrowth Interface Resistance








TEM of Regrowth: InGaAs on InGaAs (Mark Wistey)




Images of MBE Regrowth (dummy sample)




Regrowth process is still being de-bugged


-growth on sidewall: bad! to suppress, grow hotter


lateral regrowth under gate: good!



Planarization / Etch-Back Process









Ashed-back PR covers S/D contacts


Mo etched in SF₆/Ar dry etch


PR strip removes polymers. Mo protects semiconductor from descum plasma.



Images of Completed Device








Results & Status

1st working devices: (ISCS submission)
MBE S/D regrowth
incomplete S/D growth under gate

- → high access resistance
- \rightarrow low drive current (1 μ A/ μ m!)

Cause of Problems
related to regrowth on InP subchannel
has impacted both MBE & CBE regrowth

...and is now resolved



New devices now in fabrication...stay tuned

InGaAs/InP Channel MOSFETs for VLSI

Low-m* materials are beneficial only if EOT cannot scale below ~1/2 nm

Devices cannot scale much below 22 nm Lg→ limits IC density

Little CV/I benefit in gate lengths below 22 nm Lg

Need device structure with very low access resistance radical re-work of device structure & process flow

Gate dielectrics, III-V growth on Si: also under intensive development