III-V/Ge Channel Engineering for Future CMOS

Mark A. Wistey



University of California, Santa Barbara Now at University of Notre Dame



U. Singisetti, G. Burek, A. Baraskar, V. Jain, B. Thibault, A. Nelson, E. Arkun, C. Palmstrøm, J. Cagnon, S. Stemmer, A. Gossard, M. Rodwell University of California Santa Barbara **P. McIntyre, B. Shin, E. Kim** Stanford University

S. Bank University of Texas Austin

Y.-J. Lee Intel





- FET scaling requirements... and failures
- Motivation for Regrown MOSFETs
- III-V Benefits and Challenges
- Fabrication Process Flow
- Depletion-mode MOSFETs
- The Shape of Things to Come

Future CMOS Priorities







Compatible with Existing CMOS

High packing density –width & contacts small Growable on Si substrates

Simple FET Scaling

Goal double transistor bandwidth when used in **any** circuit → reduce 2:1 all capacitances and all transport delays → keep constant all resistances, voltages, currents





"External" Resistances are Critical





Resistances constant \Rightarrow Resistivities must scale as $1/L_g^2$:

- Contact resistance R_c
- Access & spreading resistance
- Interface resistance & source starvation

• **S**
• **S**
• **C**
$$R_q W = \frac{\pi \hbar}{q^2} \frac{\lambda_F}{2} = \frac{\pi \hbar}{q^2} \sqrt{\frac{2}{n_s}} = (52 \ \Omega - \mu \text{m}) \sqrt{\frac{10^{13} / \text{cm}^2}{n_s}}$$





Similar problem with overlap & fringing capacitances.

Solution: Increase vth using new material.

MOTIVATION FOR REGROWN FETs

Device Choice: Why not HEMTs?





OHEMTs obscure scaling issues.

Scalable III-V FET Design

UCSB

Classic III-V FET (details vary):



III-V FET with Self-Aligned Regrowth:



Daillel

Salicides

Analogy: Self-aligned silicide (salicide) process:

Metal Gate High-k Salicide

Take from Silicon: Unlike classic III-V devices:

Avoid liftoff Dry etches Self-aligned processes Surface channels **Do III-V fabrication in Si-like fashion.** Break from Silicon: No implantation Insufficient doping Surface damage Annealing is no panacea Encapsulate gate metals Arsenic capping Ship wafers for high-k Strain is cheap

Regrown Contacts







III-V Benefits and Challenges



- Challenge: Sixth power (!) scattering from interface roughness:
- $\mu \sim (1/M_{scat})^2 \sim 1/(\partial E/\partial W)^2 \sim W^6$ (Gold SSC 1987) • Trend weaker in shallow or narrow wells (Li SST 2005) $1.1 \times 10^{12} / \text{cm}^2$ 5000 ⊢ 1.7x10¹³/cm² Mobility (cm²/V/s) 4000 3000 Fit: ~W^{-1.95} 2000 -1000 3 5 Screening helps too Channel Width (nm)
- •Does not seem to be a problem for 5nm InGaAs

Drive Current in the Ballistic & Degenerate Limits



High Mobility in Narrow InGaAs Channels





O But electrons aren't in InAlAs...?

Unclear whether high mobility is in narrow channel

Unreasonable simulation difficulty.

- Nonparabolic bands, degenerate statistics, bandgap renormalization, screening...

Need FET to remove uncertainty: eliminate doping altogether.

M. Wistey, Spring ECS 2009



Interface resistances tested in separate blanket regrowths (no gates):

In-situ Mo Contact $\rangle_c < 1 \land - m^2$ 25 nm regrown InGaAs $R_{sh}=70 \land/sq$ Source Drain Contact Contact Metal Gate High-k n+ Regrowth InGaAs InP or InGaP etch stop InAIAs barrier InGaAs-InGaAs re-growth resistance < 1 \land - (m^2) . InGaAs-InP re-growth resistance = $6 \land - \int m^2$ (on thick InP).

FABRICATION PROCESS FLOW



High-k first on pristine channel.	Cr		
Tall gate stack.			
Litho.	SiO ₂		
Selective etches to channel.	Metale		
Critical etch process:	εr		
Stop on channel with no damage \longrightarrow	NID InGaAs Channel		
	InP/InGaP etch stop		
	InAIAs barrier		
	InP substrate		

Key: stop etch before reaching dielectric, then gentle low-power etch to stop on dielectric





CSB





UV-ozone (20 min)

HCI:H₂O 1:10 etch (60 sec) H₂O rinse, N₂ dry

Bake under ultrahigh vacuum

Hydrogen cleaning

10⁻⁶ Torr, 30 min., 400°C (InP) or 420°C (InGaAs) Thermal deoxidation may work also.











Clean, undamaged surface after Al₂O₃ dielectric etch & InGaAs recess etch.

At Last: Regrowth & Metal



Regrow n++ InGaAs

Doping: $n \sim 3.6 \times 10^{19} \text{ cm}^{-3}$ (Si $\sim 8 \times 10^{19} \text{ cm}^{-3}$) V/III ratio=30 T_{sub} = 460°C



RHEED before growth



InAIAs barrier

Blanket metallization: Either in-situ Mo or ex-situ TiW

Singisetti APL, submitted, or Crook APL 2007 M. Wistey, Spring ECS 2009

TEM of Regrowth: InGaAs on InGaAs





Regrowth on processed but unpatterned InGaAs.

No extended defects.

Removing Excess Overgrowth



Approach #2: Don't Grow It

Quasi-Selective growth Wistey EMC 2009



UCSB

Regrowth on InP vs. InGaP







Regrowth on InGaP



- Replace InP with InGaP
- Converts to InGaAs (good!)
- Strain compensation

Wistey EMC 2008





DEPLETION-MODE MOSFETS

Scalable InGaAs MOSFETs



	NX	300 nm SiO ₂ Cap		
	Sil	50 nm Cr		
Mo		50 nm W		Mo
		$5 \text{ nm Al}_2\text{O}_3$		
n ⁺⁺ regrowt	h	InGaAs Channel, NID	n	++ regrowth
3 nm InGaP Etch Stop, NID				
10 nm InAlAs Setback, NID				
$5 \text{ nm InAlAs, Si}=8 \times 10^{19} \text{ cm}^{-3}$				
200 nm InAlAs buffer				
Semi-insulating InP Substrate				
Semi-insulating InP Substrate				



Scalable InGaAs MOSFETs





- Conservative doping design:
 - [Si] = $4x10^{13}$ cm⁻²
 - Bulk n = 1x10¹³ cm⁻² >> Dit
- Large setback + high doping
 - = Can't turn off



Series Resistance





M. Wistey, Spring ECS 2009



Generalized Self-Aligned Regrowth Designs:



- Self-aligned regrowth can also be used for:
 - GaN HEMTs (with Mishra group at UCSB)
 - GaAs pMOS FETs
 - InGaAs HBTs and HEMTs
 - All high speed III-V electronics



- Scaled III-V CMOS requires more than reduced dimensions
- InGaAs offers a high velocity channel, high mobility access
- Self-aligned regrowth: a roadmap for scalable III-V FETs
 - -Provides III-V's with a salicide equivalent
 - -Can improve GaN and GaAs FETs too
- DFETs show peak g_m = 0.24mS/µm
- High resistance (a growth problem) limited FET performance



- Rodwell & Gossard Groups (UCSB): Uttam Singisetti, Greg Burek, Ashish Baraskar, Vibhor Jain...
- McIntyre Group (Stanford): Eunji Kim, Byungha Shin, Paul McIntyre
- Stemmer Group (UCSB): Joël Cagnon, Susanne Stemmer
- Palmstrøm Group (UCSB): Erdem Arkun, Chris Palmstrøm
- SRC/GRC funding
- UCSB Nanofab: Brian Thibeault, NSF



- Scaled III-V CMOS requires more than reduced dimensions
- InGaAs offers a high velocity channel, high mobility access
- Self-aligned regrowth: a roadmap for scalable III-V FETs
 - -Provides III-V's with a salicide equivalent
 - -Can improve GaN and GaAs FETs too
- DFETs show peak g_m = 0.24mS/µm
- High resistance (a growth problem) limited FET performance