

Improved Regrowth of Self-Aligned Ohmic Contacts for III-V FETs

Mark A. Wistey



Now at University of Notre Dame
mwistey@nd.edu



*A.K. Baraskar, U. Singiseti, G.J. Burek,
M.J.W. Rodwell, A.C. Gossard*
University of California Santa Barbara

P. McIntyre, B. Shin, E. Kim
Stanford University




Funding: SRC


- **Motivation for Self-Aligned Regrowth**
- **Facets, Gaps, Arsenic Flux and MEE**
- **MOSFET Results**
- **Conclusion**

Motivation for Regrowth: Scalable III-V FETs

Classic III-V FET (details vary):





III-V FET with Self-Aligned Regrowth:




MBE Regrowth: Bad at any Temperature?

- **Low growth temperature (<400°C):**
 - Smooth in far field
 - Gap near gate (“shadowing”)
 - No contact to channel (bad)







- **High growth temperature (>490°C):**
 - Selective/preferential epi on InGaAs
 - No gaps near gate
 - Rough far field
 - High resistance



Regrowth: 50nm InGaAs:Si, 5nm InAs:Si.
Si=8E19/cm³, 20nm Mo, V/III=35, 0.5 μm/hr.



High Temperature MEE: Smooth & No Gaps




In=9.7E-8, Ga=5.1E-8 Torr
Wistey, NAMBE 2009

Note faceting: surface kinetics, not shadowing.


Shadowing and Facet Competition



Good fill next to gate.




- Shen JCG 1995 says:
Increased As favors [111] growth



- But gap persists


Gate Changes Local Kinetics



- Diffusion of Group III's away from gate

Change of Faceting by Arsenic Flux


- InGaAs layers with increasing As fluxes, separated by InAlAs.



- **Lowest arsenic flux** → “rising tide fill”
- **No gaps near gate or SiO₂/SiN_x**
- **Tunable facet competition**

Control of Facets by Arsenic Flux


- InGaAs:Si layers with increasing As fluxes, separated by InAlAs.




Increasing As flux

5×10^{-6}
 2×10^{-6}
 1×10^{-6}
 0.5×10^{-6} (Torr)


Faceting



Conformal



Filling




- Lowest arsenic flux → “rising tide fill”
- No gaps near gate or SiO₂/SiNx
- Tunable facet competition

Growth conditions: MEE, 540°C, Ga+In BEP=1.5x10⁻⁷ Torr, InAlAs 500-540°C MBE.

Low-As Regrowth of InGaAs and InAs

InGaAs



- No faceting near gate
- Smooth far-field too

InAs




- Low As flux good for InAs too.
- InAs native defects are donors.
Bhargava *et al*, APL 1997
- Reduces surface depletion.

4.7 nm Al₂O₃, 5×10¹² cm⁻² pulse doping
In=9.7E-8, Ga=5.1E-8 Torr

InAs Source-Drain Access Resistance

4.7 nm Al₂O₃, InAs S/D E-FET.



- **Upper limit: $R_{s,max} = R_{d,max} = 370 \Omega\text{-}\mu\text{m}$.**
- **Intrinsic $g_{mi} = 0.53 \text{ mS}/\mu\text{m}$**
- **$g_m \ll 1/R_s \sim 3.3 \text{ mS}/\mu\text{m}$ (source-limited case)**

$$g_m = \frac{g_{mi}}{1 + g_{mi} R_s}$$

→ Ohmic contacts no longer limit MOSFET performance.

- **Reducing As flux improves filling near gate**
- **Self-aligned regrowth: a roadmap for scalable III-V FETs**
 - **Provides III-V's with a salicide equivalent**
- **InGaAs and relaxed InAs regrown contacts**
 - **Not limited by source resistance @ 1 mA/ μ m**
 - **Results comparable to other III-V FETs... but now scalable**

Acknowledgements



- **Rodwell & Gossard Groups (UCSB): Uttam Singiseti, Greg Burek, Ashish Baraskar, Vibhor Jain...**
- **McIntyre Group (Stanford): Eunji Kim, Byungha Shin, Paul McIntyre**
- **Stemmer Group (UCSB): Joël Cagnon, Susanne Stemmer**
- **Palmstrøm Group (UCSB): Erdem Arkun, Chris Palmstrøm**
- **SRC/GRC funding**
- **UCSB Nanofab: Brian Thibeault, NSF**