

# ***III-V FET Channel Designs for High Current Densities and Thin Inversion Layers***

***Mark Rodwell  
University of California, Santa Barbara***

---

***Coauthors:***

***W. Frensley:  
University of Texas, Dallas***

***S. Steiger, S. Lee, Y. Tan, G. Hegde, G. Klimek  
Network for Computational Nanotechnology, Purdue University***

***E. Chagarov, L. Wang, P. Asbeck, A. Kummel,  
University of California, San Diego***

***T. Boykin  
University of Alabama, Huntsville***

***J. N. Schulman  
The Aerospace Corporation, El Segundo, CA.***

---

***Acknowledgements: Herb Kroemer (UCSB), Bobby Brar (Teledyne)  
Art Gossard (UCSB), John Albrecht (DARPA)***

---

# Thin, high current density III-V FET channels

*InGaAs, InAs FETs*

*THz & VLSI need high current  
low  $m^*$  → high velocities*



*FET scaling for speed requires increased charge density  
low  $m^*$  → low charge density*



*Density of states bottleneck* (*Solomon & Laux IEDM 2001*)  
→ *For < 0.6 nm EOT, silicon beats III-Vs*




**Open the bottle !**

*low transport mass → high  $v_{carrier}$   
multiple valleys or anisotropic valleys → high DOS  
Use the L valleys.*

# Simple FET Scaling

Goal: double transistor bandwidth when used in any circuit  
→ reduce 2:1 all capacitances and all transport delays  
→ keep constant all resistances, voltages, currents




gate-source, gate-drain  
fringing capacitances:  
0.15-0.25 fF/ $\mu$ m

To double speed, we must double  $(g_m / W_g)$ ,  $(I_D / W_g)$ ,  $(C_{gs} / L_g W_g)$ ,  $n_s$ .

# FET Scaling Laws

Changes required to double device / circuit bandwidth.



*laws in constant-voltage limit:*

FET parameter	change (gate width $W_G$ )
gate length	decrease 2:1
current density (mA/ $\mu\text{m}$ ), $g_m$ (mS/ $\mu\text{m}$ )	increase 2:1
channel 2DEG electron density	increase 2:1
electron mass in transport direction	constant
gate-channel capacitance density	increase 2:1
dielectric equivalent thickness	decrease 2:1
channel thickness	decrease 2:1
channel density of states	increase 2:1
source & drain contact resistivities	decrease 4:1


*Current densities should double*

*Charge densities must double*

# Semiconductor Capacitances Must Also Scale

A circuit diagram showing two parallel capacitors connected to a common ground line. The top capacitor has a voltage  $(V_{gs} - V_{th})$  applied across it and is labeled  $c_{ox}$ . The bottom capacitor has a voltage  $(E_f - E_{well})/q$  applied across it and is labeled  $c_{dos}$ . Red arrows point from the text labels to the respective capacitors.


$$(V_{gs} - V_{th})$$
$$c_{ox}$$
$$c_{depth} = \epsilon / T_{inversion}$$
$$(E_f - E_{well})/q$$
$$c_{dos} = q^2 g m^* / 2\pi\hbar^2$$
$$\text{channel charge} = qn_s = c_{dos}(V_f - V_{well}) = q(E_f - E_{well}) \cdot (g m^* / 2\pi\hbar^2)$$



Inversion thickness & density of states must also both scale.


# Calculating Current: Ballistic Limit

Natori



Channel Fermi voltage = voltage applied to  $c_{dos}$

determines Fermi velocity  $v_f$  through  $E_f = qV_f = m * v_f^2 / 2$



mean electron velocity =  $\bar{v} = (4/3\pi)v_f$


$$\text{Channel charge : } \rho_s = c_{dos}(V_f - V_c) = \frac{c_{dos}c_{equiv}}{c_{equiv} + c_{dos}}(V_{gs} - V_{th})$$

$c_{dos} = q^2 g m^* / 2\pi\hbar^2 = c_{dos,o} \cdot g \cdot (m^* / m_o)$ , where  $g$  is the # of band minima

$$\Rightarrow J = \left( 84 \frac{\text{mA}}{\mu\text{m}} \right) \frac{g \cdot (m^* / m_o)^{1/2}}{\left( 1 + (c_{dos,o} / c_{ox}) \cdot g \cdot (m^* / m_o) \right)^{3/2}} \left( \frac{V_{gs} - V_{th}}{1 \text{V}} \right)^{3/2}$$

**Do we get highest current with high or low mass ?**

# Drive current versus mass, # valleys, and EOT




*InGaAs MOSFETs: superior  $I_d$  to Si at large EOT.*

*InGaAs MOSFETs: inferior  $I_d$  to Si at small EOT.*

*Solomon / Laux Density-of-States-Bottleneck → III-V loses to Si.*

# Transit delay versus mass, # valleys, and EOT

$$\tau_{ch} \equiv \frac{Q_{ch}}{I_D} = K_2 \cdot \left( \frac{L_g}{2.52 \cdot 10^7 \text{ cm/s}} \right) \cdot \left( \frac{1 \text{ Volt}}{V_{gs} - V_{th}} \right)^{1/2} \text{ where } K_2 = \left( \frac{m^*}{m_0} \right)^{1/2} \cdot \left( 1 + \frac{c_{dos,o}}{c_{eq}} \cdot g \cdot \frac{m^*}{m_0} \right)^{1/2}$$




Low  $m^*$  gives lowest transit time, lowest  $C_{gs}$  at any EOT.

# Low effective mass also impairs vertical scaling

---


*Shallow electron distribution needed  
for high  $I_d$ , high  $g_m / G_{ds}$  ratio,  
low drain-induced barrier lowering.*



*Energy of  $L^{th}$  well state  $\propto L^2 / m^* T_{well}^2$ .*


*For thin wells,  
only 1st state can be populated.*

*For very thin wells,  
1st state approaches  $L$ -valley.*



*Only one vertical state in well.  
Minimum ~ 3 nm well thickness.  
→ Hard to scale below 10-16 nm  $L_g$ .*


# III-V Band Properties, normal {100} Wafer



material	substrate	$\Gamma$ valley	$X$ valley			L valley		
		$m^* / m_o$	$m_l / m_o$	$m_t / m_o$	$E_x - E_\Gamma$	$m_l / m_o$	$m_t / m_o$	$E_L - E_\Gamma$
In <sub>0.5</sub> Ga <sub>0.5</sub> As	InP	0.045	1.29	0.19	0.83 eV	1.23	0.062	0.47 eV
InAs	InP	0.026	1.13	0.16	0.87 eV	0.65	0.050	0.57 eV
GaAs	GaAs	0.067	1.30	0.22	0.47 eV	1.90	0.075	0.28 eV
Si	Si	---	0.92	0.19	(negative)			

L-valley transverse masses are comparable to  $\Gamma$  valleys

# Consider instead: valleys in {111} Wafer




material	substrate	$\Gamma$ valley	$X$ valley			L valley		
		$m^*/m_o$	$m_l/m_o$	$m_t/m_o$	$E_x - E_\Gamma$	$m_l/m_o$	$m_t/m_o$	$E_L - E_\Gamma$
In <sub>0.5</sub> Ga <sub>0.5</sub> As	InP	0.045	1.29	0.19	0.83 eV	1.23	0.062	0.47 eV
InAs	InP	0.026	1.13	0.16	0.87 eV	0.65	0.050	0.57 eV
GaAs	GaAs	0.067	1.30	0.22	0.47 eV	1.90	0.075	0.28 eV
Si	Si	---	0.92	0.19	(negative)			

Orientation : one L valley has high vertical mass

X valleys & three L valleys have moderate vertical mass

# Valley in {111} wafer: with quantization in thin wells



material	substrate	$\Gamma$ valley	$X$ valley			$L$ valley		
		$m^*/m_o$	$m_l/m_o$	$m_t/m_o$	$E_x - E_\Gamma$	$m_l/m_o$	$m_t/m_o$	$E_L - E_\Gamma$
In <sub>0.5</sub> Ga <sub>0.5</sub> As	InP	0.045	1.29	0.19	0.83 eV	1.23	0.062	0.47 eV
InAs	InP	0.026	1.13	0.16	0.87 eV	0.65	0.050	0.57 eV
GaAs	GaAs	0.067	1.30	0.22	0.47 eV	1.90	0.075	0.28 eV
Si	Si	---	0.92	0.19	(negative)			

Selects L[111] valley; low transverse mass

# {111} $\Gamma$ -L FET: Candidate Channel Materials


material	$\Gamma$ valley	L valley		$E_L - E_\Gamma$	Well thickness for $\Gamma - L$ alignment
	$m^* / m_o$	$m_l / m_o$	$m_t / m_o$		
In <sub>0.5</sub> Ga <sub>0.5</sub> As	0.045	1.23	0.062	0.47 eV	1 nm (?)
GaAs	0.067	1.90	0.075	0.28 eV	2 nm
GaSb	0.039	1.30	0.10	0.07 eV	4 nm
Ge		1.58	0.08	(negative)	---

# Standard III-V FET: $\Gamma$ valley in [100] orientation

3 nm GaAs well  
AlSb barriers

$\Gamma=0$  eV

$L=177$  meV  
 $X[100]= 264$  meV  
 $X[010] = 337$  meV




# 1<sup>st</sup> Approach: Use both $\Gamma$ and L valleys in [111]

2.3 nm GaAs well  
AlSb barriers  
[111] orientation


$\Gamma = 41$  meV  
 $L[111](1) = 0$  meV  
 $L[111](2) = 84$  meV

$L[\bar{1}\bar{1}1]$ , etc. = 175 meV  
 $X = 288$  meV



# Combined $\Gamma$ -L wells in {111} orientation vs. Si

$$J = \underline{K_1} \cdot \left( 84 \frac{\text{mA}}{\mu\text{m}} \right) \cdot \left( \frac{V_{gs} - V_{th}}{1 \text{V}} \right)^{3/2}, \quad \text{where } \underline{K_1} = \frac{g \cdot \left( m^* / m_o \right)^{1/2}}{\left( 1 + (c_{dos,o} / c_{equiv}) \cdot g \cdot (m^* / m_o) \right)^{3/2}}$$



**2 nm GaAs  $\Gamma/L$  well  $\rightarrow g = 2, m^*/m_0 = 0.07$**


**4 nm GaSb  $\Gamma$ /L well  $\rightarrow m_{\Gamma}^*/m_0=0.039$ ,  $m_{L,t}^*/m_0=0.1$**

## 2<sup>nd</sup> Approach: Use L valleys in Stacked Wells


Three 0.66 nm GaAs wells  
0.66 nm AlSb barriers  
[111] orientation

$$\begin{aligned}L[111](1) &= 0 \text{ meV} \\L[111](2) &= 61 \text{ meV} \\L[111](3) &= 99 \text{ meV}\end{aligned}$$


$$\begin{aligned}\Gamma &= 338 \text{ meV} \\L[\bar{1}\bar{1}\bar{1}], \text{etc} &= 232 \text{ meV} \\X &= 284 \text{ meV}\end{aligned}$$



# Increase in $C_{\text{dos}}$ with 2 and 3 wells



# 3 High Current Density (111) GaAs/AlSb Designs



# Concerns

---

*Nonparabolic bands reduce bound state energies*



*Failure of effective mass approximation: 1-2 nm wells*

*1-2 monolayer fluctuations in growth  
→ scattering → collapse in mobility*

- Supervised by Profs. Gerhard Klimeck and Timothy Boykin
- Simulation software: OMEN3D by Hoon Ryu and Sunhee Lee
- TB parameters for AlSb and GaSb: Ganesh Hegde and Yaohua Tan


## *Network for Computational Nanotechnology (NCN)*

- AlSb-GaSb triple-QW
- QW extension ~1.2nm




- Non-primitive unit cell in lateral directions
- Therefore zone folding in  $E(k)$

AlSb/GaSb triple-QW along [111]



## Band structure along [-1 1 0]




**Effective masses:**





$E=1.587$ :	$m^*=0.0875$
$E=1.589$ :	$m^*=0.0624$
$E=1.600$ :	$m^*=0.0902$
$E=1.601$ :	$m^*=0.0650$
$E=1.607$ :	$m^*=0.0937$
$E=1.608$ :	$m^*=0.0663$
$E=1.872$ :	$m^*=0.0972$
$E=1.874$ :	$m^*=0.0706$
$E=1.877$ :	$m^*=0.1448$
$E=1.878$ :	$m^*=0.1122$
$E=1.877$ :	$m^*=0.1066$
$E=1.878$ :	$m^*=0.0767$
$E=1.882$ :	$m^*=0.1053$
$E=1.883$ :	$m^*=0.0756$
$E=1.940$ :	$m^*=0.1395$
$E=1.940$ :	$m^*=0.1154$
$E=1.964$ :	$m^*=0.0853$
$E=1.965$ :	$m^*=0.0751$

# 1-D FET array = 2-D FET with high transverse mass

2-D FET





1-D Array FET



Weak coupling  $\rightarrow$  narrow transverse-mode energy distribution  $\rightarrow$  high density of states



# 3<sup>rd</sup> Approach: High Current Density L-Valley MQW FINFETs



valley energies  $E_{\min,i} = qV_{\min,i} = \frac{\hbar^2\pi^2}{2m^*W^2}i^2$     current  $I = \sum_i \frac{gq^2}{\pi\hbar} (V_f - V_{\min,i})$  charge:  $Q_{ch} = \sum_i \frac{gl}{\pi\hbar} \cdot \sqrt{2m^*q(V_f - V_{\min,i})}$  gate voltage:  $V_{gs} = V_f + Q_{ch} / C_{ox}$

# 4<sup>th</sup> Approach: {110} Orientation → Anisotropic Bands

P. Asbeck



L[111], L[11̄1]: moderate vertical mass → valleys s populate

High in - plane mass perpendicular to transport → high density of states

Low in - plane mass parallel to transport → high carrier velocity


L[1̄1̄1], [1̄11]: low vertical mass → depopulate

High in - plane mass parallel to transport → low carrier velocity

Challenge : only moderate energy separation between desired and undesired valleys.

# Anisotropic bands, e.g. {110}

$$J = K_1 \cdot \left( 84 \frac{\text{mA}}{\mu\text{m}} \right) \cdot \left( \frac{V_{gs} - V_{th}}{1\text{V}} \right)^{3/2}, \quad \text{where } K_1 = \frac{g \cdot (m_\perp^{1/2} / m_o^{1/2})}{\left( 1 + (c_{dos,o} / c_{equiv}) \cdot g \cdot (m_\perp^{1/2} m_\parallel^{1/2} / m_o) \right)^{3/2}}$$





GaAs and Ge {110} MOSFETs with L - valley transport

GaAs:  $n = 2, m_t / m_o = 0.075, m_l / m_o = 1.9$       Ge:  $n = 2, m_t / m_o = 0.081, m_l / m_o = 1.58$

# THz FET scaling: with & without increased DOS

Gate length	nm	50	35	25	18	13	9
Gate barrier EOT	nm	1.2	0.83	0.58	0.41	0.29	0.21
well thickness	nm	8.0	5.7	4.0	2.8	2.0	1.4
S/D resistance	$\Omega\text{--}\mu\text{m}$	210	150	100	74	53	37
effective mass	$*m_0$	0.05	0.05	0.05	0.08	0.08	0.08
# band minima							
canonical		1	1.4	2	2.8	4	5.7
fixed DOS		1	1	1	1	1	1
stepped #		1	1	1	2	3	3


# Scaled FET performance: fixed vs. increasing DOS



Increased density of states needed for high drive current, fast logic @ 16, 11, 8 nm nodes




# 10 nm / 3 THz III-V FETs: Challenges & Solutions

To double the bandwidth:



**S/D regrowth**

Wistey et al  
Singisetti et al




(end)

# *Network for Computational Nanotechnology (NCN)*

*UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP*

## **Bandstructure of the [111] AlSb/GaSb triple-QW**



**Sebastian Steiger**

Network for Computational Nanotechnology (NCN)


Electrical and Computer Engineering

[steiger@purdue.edu](mailto:steiger@purdue.edu)

- Supervised by Profs. Gerhard Klimeck and Timothy Boykin
- Simulation software: OMEN3D by Hoon Ryu and Sunhee Lee
- TB parameters for AlSb and GaSb: Ganesh Hegde and Yaohua Tan


# MOSFET Scaling Laws

Constant - voltage / constant - velocity scaling laws :  
 Changes required for  $\gamma$  : 1 increased bandwidth in an arbitrary circuit



parameter	law	parameter	law
gate length $L_g$ , source-drain contact lengths $L_{S/D}$ (nm)	$\gamma^{-1}$	gate-channel capacitance $C_{g-ch}$ $= [1/C_{ox} + 1/C_{semi} + 1/C_{DOS}]^{-1}$ (fF)	$\gamma^{-1}$
gate width $W_g$ (nm)	$\gamma^{-1}$	transconductance $g_m \sim C_{g-ch} v_{injection} / L_g$ (mS)	$\gamma^0$
equivalent oxide thickness $T_{eq} = T_{ox} \epsilon_{SiO_2} / \epsilon_{oxide}$ (nm)	$\gamma^{-1}$	gate-source, gate-drain fringing capacitances $C_{gs,f} \propto \epsilon W_g$ , $C_{gd} \propto \epsilon W_g$ (fF)	$\gamma^{-1}$
dielectric capacitance $C_{ox} = \epsilon_{SiO_2} L_g W_g / T_{eq}$ (fF)	$\gamma^{-1}$	S/D access resistances $R_s$ , $R_d$ ( $\Omega$ )	$\gamma^0$
inversion thickness $T_{inv} \sim T_{well} / 2$ (nm)	$\gamma^{-1}$	S/D contact resistivity $R_s / W_g$ , $R_d / W_g$ ( $\Omega - \mu\text{m}$ )	$\gamma^{-1}$
semiconductor capacitance $C_{semi} = \epsilon_{semi} L_g W_g / T_{inv}$ (fF)	$\gamma^{-1}$	S/D contact resistivity $\rho_c$ ( $\Omega - \mu\text{m}^2$ )	$\gamma^{-2}$
DOS capacitance $C_{DOS} = q^2 n m^* L_g W_g / 2\pi\hbar^2$ (fF)	$\gamma^{-1}$	drain current $I_d \sim g_m (V_{gs} - V_{th})$ (mA)	$\gamma^0$
electron density $n_s$ ( $\text{cm}^{-2}$ )	$\gamma^1$	drain current density ( mA/ $\mu\text{m}$ )	$\gamma^1$
		temperature rise (one device, K)	$\sim W_g^{-1}$

# 2.0 nm GaAs well, AlAs barriers, on {111} GaAs



2 nm well :  $\Gamma$  and L(l) minima both populated.

$$\Gamma : m^* / m_o = 0.067 \quad L(l) : m_{\text{lateral}}^* / m_o = 0.075$$

low  $m^*$   $\rightarrow$  high carrier velocity

two band minima  $\rightarrow$  doubles  $c_{dos}$

2 nm well  $\rightarrow$  good electrostatics at  $\sim 5 - 7$  nm  $L_g$ .

# GaSb well, AlSb barriers, on {110} GaSb

