



---

# High performance 110 nm InGaAs/InP DHBTs in dry-etched *in-situ* refractory emitter contact technology

**Vibhor Jain**, Evan Lobisser, Ashish Baraskar, Brian J Thibeault,  
Mark Rodwell

ECE Department, University of California, Santa Barbara, CA 93106-9560

Zach Griffith, Miguel Urteaga

Teledyne Scientific & Imaging, Thousand Oaks, CA 91360

Sebastian T Bartsch

Nanoelectronics Device Laboratory, EPFL, Switzerland

D Loubychev, A Snyder, Y Wu, J M Fastenau, W K Liu

IQE Inc., 119 Technology Drive, Bethlehem, PA 18015

[vibhor@ece.ucsb.edu](mailto:vibhor@ece.ucsb.edu), 805-893-3273

# Outline

---

- HBT Scaling Laws
- Fabrication
  - Challenges
  - Process Development
- DHBT Epitaxial Design
- Results
  - DC & RF Measurements
- Summary

# Bipolar transistor scaling laws


$$\frac{1}{2\pi f_\tau} = \tau_{tr} + RC$$

$$f_{\max} = \sqrt{\frac{f_\tau}{8\pi R_{bb,eff} C_{cb,eff}}}$$

To **double cutoff frequencies** of a mesa HBT, must:

Keep **constant** all **resistances** and **currents**

**Reduce** all **capacitances** and **transit delays by 2**



(emitter length  $L_e$ )

$$\tau_b \approx T_b^2 / 2D_n + T_b / v_{exit}$$

$$\tau_c = T_c / 2v_{sat}$$

$$C_{cb} = \epsilon A_c / T_c$$

$$I_{c,max} \propto v_{eff} A_e (V_{cb} + \phi_{bi}) / T_c^2$$

$$R_{ex} = \rho_{contact} / A_e$$

$$R_{bb} = \rho_{sheet} \left( \frac{W_e}{12L_e} + \frac{W_{bc}}{6L_e} \right) + \frac{\rho_{contact}}{A_{contacts}}$$

**Epitaxial scaling**

**Lateral scaling**



**Ohmic contacts**

# InP Bipolar transistor scaling roadmap


Design	Emitter	256	128	64	32	Width (nm)
		8	4	2	1	Access $\rho$ ( $\Omega \cdot \mu\text{m}^2$ )
	Base	175	120	60	30	Contact width (nm)
		10	5	2.5	1.25	Contact $\rho$ ( $\Omega \cdot \mu\text{m}^2$ )
Collector	106	75	53	37.5	Thickness (nm)	
Performance	Current density	9	18	36	72	$\text{mA}/\mu\text{m}^2$
	Breakdown voltage	4	3.3	2.75	2-2.5	V
	$f_T$	520	730	1000	1400	GHz
	$f_{max}$	850	1300	2000	2800	GHz

# Sub-200 nm HBT node: Fabrication Challenges - I

Emitter yield drops during base contact, subsequent lift-off steps



Fallen emitters




High stress in emitter metal stack

Poor metal adhesion to InGaAs

*Need for low stress, high yield emitters*

# Sub-200 nm HBT node: Fabrication Challenges - II

Undercut in emitter semiconductor  
Helps in Self Aligned Base Liftoff



Narrow emitters need controlled semiconductor undercut




→ Thin semiconductor

To prevent short, base metal needs to be thinned

→ Higher base metal resistance



***Solution: Undercut in the emitter metal to act as a shadow mask***

# Composite Emitter Metal Stack



- $W/Ti_{0.1}W_{0.9}$  metal stack
- Low stress
- Refractory metal emitters
- Vertical dry etch profile

# Junction Width via SEM, TEM




**100 nm** emitter metal-semiconductor junction

**110 nm** emitter-base junction





# *In-situ* Emitter Contact



- Highly doped n-InGaAs regrown on IQE InGaAs and *in-situ* Mo deposited
  - Active carriers  $\sim 5 \times 10^{19} \text{ cm}^{-3}$
- *In-situ* Mo deposition on n-InGaAs -  $\rho_c \sim 1.1 \Omega \cdot \mu m^2$  \*
- ***In-situ deposition***  $\rightarrow$  repeatable contact resistivity

\* A. Baraskar et al., J. Vac. Sci. Tech. B, 27, 4, 2009

# Process flow




**W/TiW** interface acts as shadow mask for base lift off  
**Base** and **collector** formed via **lift off** and **wet etch**  
**BCB** used to passivate and planarize devices

**Self-aligned process flow for 110 nm DHBT**

# Epitaxial Design

T(nm)	Material	Doping (cm <sup>-3</sup> )	Description
10	In <sub>0.53</sub> Ga <sub>0.47</sub> As	5·10 <sup>19</sup> : Si	Regrown Cap
10	In <sub>0.53</sub> Ga <sub>0.47</sub> As	5·10 <sup>19</sup> : Si	Emitter Cap
10	InP	4·10 <sup>19</sup> : Si	Emitter
10	InP	1·10 <sup>18</sup> : Si	Emitter
30	InP	8·10 <sup>17</sup> : Si	Emitter
25	In <sub>0.53</sub> Ga <sub>0.47</sub> As	7-4·10 <sup>19</sup> : C	Base
7.5	In <sub>0.53</sub> Ga <sub>0.47</sub> As	9·10 <sup>16</sup> : Si	Setback
15	InGaAs / InAlAs	9·10 <sup>16</sup> : Si	B-C Grade
3	InP	5·10 <sup>18</sup> : Si	Pulse doping
74.5	InP	9·10 <sup>16</sup> : Si	Collector
7.5	InP	1·10 <sup>19</sup> : Si	Sub Collector
7.5	In <sub>0.53</sub> Ga <sub>0.47</sub> As	2·10 <sup>19</sup> : Si	Sub Collector
300	InP	2·10 <sup>19</sup> : Si	Sub Collector
Substrate	SI : InP		



$$V_{be} = 1 \text{ V}, V_{cb} = 0.7 \text{ V}, J_e = 0, 30 \text{ mA}/\mu\text{m}^2$$


Thin emitter semiconductor

→ Enables wet etching

High collector doping


→ High Kirk threshold

# Results - DC Measurements






@Peak  $f_t, f_{max}$   
 $J_e = 23.1 \text{ mA}/\mu\text{m}^2$   
 $P = 41 \text{ mW}/\mu\text{m}^2$

$BV_{ceo} = 2.5 \text{ V} @ J_e = 1 \text{ kA}/\text{cm}^2$   
 $\beta = 18$   
 Base  $\rho_{sheet} = 730 \Omega/\square$ ,  $\rho_c < 4 \Omega \cdot \mu\text{m}^2$   
 Collector  $\rho_{sheet} = 12 \Omega/\square$ ,  $\rho_c = 9 \Omega \cdot \mu\text{m}^2$




# Results - RF Measurements using Off-Wafer LRRM

\* Koolen et al., IEEE BCTM 1991




Standard Off Wafer LRRM

Open & Short Pad Cap Extraction





$$Y_{trans} = ((Y_{DUT} - Y_{open})^{-1} - (Y_{short} - Y_{open})^{-1})^{-1}$$

# 1-67 GHz RF Data and Extrapolated Cutoff Frequencies



*Single-pole fit* to obtain cut-off frequencies



# Parameter Extraction



$J_{kirk} = 32 \text{ mA}/\mu\text{m}^2$  (@  $V_{cb} = 0.7\text{V}$ )  
 $C_{cb}/I_c = 0.43 \text{ psec/V}$

# Equivalent Circuit


$R_{ex} \approx 3.6 \Omega \cdot \mu m^2$




Hybrid- $\pi$  equivalent circuit from measured RF data




# Microstrip Style TRL Calibration



*Ref Plane set at device edge  
No further de-embedding required*



# 140-180GHz RF data




**-20dB/decade fit** to obtain cut-off frequencies

# Conclusion

---

- Demonstrated smallest junction width for a III-V DHBT (110 nm)
- Peak  $f_t/f_{max} = 465/660$  GHz
  - $J_e = 23.6$  mA/ $\mu\text{m}^2$
  - Power Density (P) = 41 mW/ $\mu\text{m}^2$
- High current and power density operation ( $P > 50$  mW/ $\mu\text{m}^2$ )



---

*Thank You*

*Questions?*

This work was supported by the DARPA THETA program under HR0011-09-C-0060 and DARPA TFAST under N66001-02-C-8080. A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network and MRL Central Facilities supported by the MRSEC Program of the NSF under award No. MR05-20415