

# 60 nm gate length $\text{Al}_2\text{O}_3 / \text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ gate-first MOSFETs using InAs raised source-drain regrowth

**Andrew D. Carter**, J. J. M. Law, E. Lobisser,  
G. J. Burek, W. J. Mitchell, B. J. Thibeault,  
A. C. Gossard, and M. J. W. Rodwell

*ECE Department*

*University California – Santa Barbara*

Device Research Conference 2011

Santa Barbara, California

6/20/2011

# Overview

- Why III-V MOSFETs?
- Device Physics and Scaling Laws
- Process Flow
- Measurements
- Conclusions

# Why III-V VLSI?

Higher electron velocities than Si MOS

For short  $L_g$  FETs,  $J_{drain} = q \cdot n_{s,channel} \cdot v_{sat}$

Transconductance,  $g_m = C_{effective} \cdot v_{sat}$

$J_d$  and  $g_m$  are key figures of merit in VLSI

However:

$J_d$  and  $g_m$  degraded by source large  $R_{access}$




$J_d$  and  $g_m$  degraded by interface trap density,  $D_{it}$

**Therefore, we must develop:**

**Low access resistance source/drain contacts**

**Thin, high-k, low  $D_{it}$  dielectrics on InGaAs**

**Fully self-aligned process modules**



*MOSFETs have been, and always will be, a **materials challenge**.*

# FET Device Physics

$$C_{ox} = \frac{\epsilon_o \epsilon_r}{t_{ox}}$$

$$C_{depth} \approx \frac{\epsilon_o \epsilon_{channel}}{t_{channel}/2}$$



$$C_{dos,2D} = \frac{q^2 gm^*}{\pi \hbar^2}$$

$$n_{channel} = \frac{C_{dos}}{q} (V_{dos})$$

$$J_{drain} = q \cdot n_{s,channel} \cdot v_{sat}$$



$$g_m = C_{effective} \cdot v_{sat}$$

\* $C_{effective}$  includes  $C_{ox}$ ,  $C_{depth}$ ,  $C_{dos}$



Electron band diagram of a quantum well FET

# FET Device Scaling



Si CMOS scaling: Contacted gate pitch 4x the gate length<sup>1)</sup>

4:1 reduction of contact area<sup>2)</sup> → 4:1 reduction of  $\rho_{\text{contact}}$

22 nm node → 33 nm  $L_{S/D}$  → For  $L_{S/D} = L_T$ , requires  $5 \times 10^{-9}$  ohm-cm<sup>2</sup>  $\rho_{\text{contact}}$

$$\text{Contact Transfer Length} = L_T = \sqrt{\frac{\rho_c}{R_{sh}}}$$

1) S. Natarajan, *et al*, IEDM 2008.

2) M.J.W. Rodwell, *et al*, IPRM 2010.

# Gate First FET Process Flow

Thick (10 nm) channel

Process damage mitigation

Heavy ( $\sim 9 \times 10^{12} \text{ cm}^{-2}$ )  $\delta$  doping


Prevents ungated sidewall current choke

$\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  heterobarrier



Carrier confinement

Semi-insulating InP

Device isolation



# Gate First FET Process Flow



## Front End: Gate Stack Definition

*In-situ* hydrogen plasma / TMA treatment before Al<sub>2</sub>O<sub>3</sub> growth

Mixed e-beam / optical lithography

Bi-layer gate (Sputtered W + e-beam evaporated Cr)


High selectivity, low power dry etch

# FET Process Development


Use optical lithography to produce >0.5um gates

Use electron beam lithography to produce sub-100nm gates

Need to investigate possible e-beam damage to oxides



EBL Tests




Finished Gate Etch + Sidewall Deposition





# FET Process Development



ICP dry etches calibrated to perform at sub-100nm scale



Higher power dry etch → vertical gate stack

Undercutting leads to fallen gates, ungated access regions  
→ Minimize Cr undercut by reducing thickness

# Gate First FET Process Flow



## Front End: Gate Stack Definition

### Sidewall Deposition


Conformal, protects S/D short circuit to gate

### Sidewall etch

Vertical gate stack → self aligned sidewall

# FET Process Development

Low power etch → Isotropic etching + undercut → fallen gates  
 Large undercuts → ungated regions → high  $R_{\text{access}}$



### ***Thick gate stack:***

Small  $L_g$  ☺  
 Large sidewall foot ☹️  
 Unreliable gates ☹️




### ***Thin Cr stack:***

Small  $L_g$  ☺  
 Large sidewall foot ☹️  
 Repeatable gate etch?

### ***ALD $\text{SiO}_2$ sidewall:***

Small  $L_g$  ☺  
 Still sidewall foot! ☹️  
 Unrepeatable gate undercut ☹️

# Gate First FET Process Flow



## Regrowth and Back End

### Surface preparation

UV O<sub>3</sub> exposure to clean the source/drain, removed *ex-situ* before MBE load

### MBE InAs Regrowth

Low arsenic flux, high temperature → near gate fill in


### Metallization and Mesa Isolation

*In-situ* Mo in MBE optional for lower  $\rho_c$

Ti/Pd/Au liftoff

Wet etch for mesa isolation


# Gate First FET Process Flow




TEM micrographs of 60 nm L<sub>g</sub> device

# Gate First FET Results

60 nm  $L_g$




115 nm  $L_g$



Increased leakage current:  
Heavy  $\delta$  doping leakage path  
Drain induced barrier lowering

# Gate First FET Results





High  $J_{\text{drain}}$  but depletion mode

Transconductance: Similar to previous results\* ( $\sim 0.3 \text{ mS}/\mu\text{m}$ )

Low  $R_{\text{on}}$  (371  $\text{ohm}\cdot\mu\text{m}$ ) for InGaAs MOSFETs

\*) U. Singiseti *et al*, *IEEE EDL* Nov. 2009.

# Gate First FET Results






$J_{\text{drain}}$  increases rapidly with gate length scaling

Transconductance: Relatively flat with gate length scaling

<sup>\*)</sup> U. Singiseti *et al*, *IEEE EDL* Nov. 2009.




# FET: Access Resistance



MOSFET On Resistance



$$R_{\text{measured}} = \frac{R_{sh} L_{\text{gap}}}{W} + 2R_{\text{access}}$$



Gateless Transistor Resistance

Gateless transistor effective diagnostic of regrowth

# Gate First FET: Metal-Regrowth TLM



$$R_{measured} = \frac{R_{sh} L_{gap}}{W} + 2R_c$$

$$R_c \approx \frac{\rho_c}{L_T W} \text{ for } L > 1.5L_T$$

$$L_T = \sqrt{\frac{\rho_c}{R_{sh}}}$$

Metal-Regrowth access resistance is not a limiting factor in  $J_{drain}$

*Ex-situ* Ti/Pd/Au / n-type InAs contacts:  $\rho_c = 2 \times 10^{-8} \text{ ohm-cm}^2$

*In-situ* Mo / n-type InAs contacts have shown  $\rho_c = 6 \times 10^{-9} \text{ ohm-cm}^2$  \*


\*) M.J.W. Rodwell, et al, IPRM 2010.

# Gate First FET: Issues


Ungated region  $\rightarrow$  potential current choke

Thinner sidewall can help...

... but hard to control with gate undercut



Electron band diagram of channel underneath sidewall




# Gate First FET: Issues


Heavy  $\delta$  doping  $\rightarrow$  parallel conduction, poor  $g_m$

Large leakage current in device

Decreases  $C_{\text{depth}} \rightarrow$  limits  $g_m$



$9 \cdot 10^{12} \text{ cm}^{-2}$   $\delta$  doping



no  $\delta$  doping

Must reduce  $\delta$  doping while maintaining low  $R_{\text{access}}$

# Conclusions

60 nm gate first InGaAs MOSFET process flow

$J_{\text{drain}}$  exceeding 1.2 mA/ $\mu\text{m}$

Low  $R_{\text{on}} = 371 \text{ ohm-}\mu\text{m}$

Self-aligned process flow for sub-100 nm III-V VLSI

Continued research areas

- Minimizing ungated regions

- Thinner dielectrics

- $D_{it}$  passivation techniques

Thanks for your time!  
Questions?

contact address: adc [at] ece.ucsb.edu

*This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.006).  
A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network and  
MRL Central Facilities supported by the MRSEC Program of the NSF under award No. MR05-20415.*