

# Gate first $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{Al}_2\text{O}_3$ MOSFETs with in-situ channel surface cleaning

**Andrew D. Carter**, J. J. M. Law, W. J. Mitchell, G. J. Burek,  
B. J. Thibeault, A. C. Gossard, and M. J. W. Rodwell

*ECE Department*  
*University California – Santa Barbara*




Electronic Materials Conference 2011  
Santa Barbara, California  
6/23/2011

# Overview

- Why III-V MOSFETs?
- Device Physics
- Device Processing
  - ALD  $\text{Al}_2\text{O}_3$  with  $D_{it}$  passivation
  - Transistor processing
- Measurements
- Conclusions

# Why III-V VLSI?

- Higher electron velocities than Si MOS
  - For short  $L_g$  FETs,  $J_{drain} = q \cdot n_{s,channel} \cdot v_{sat}$
  - Transconductance,  $g_m = C_{effective} \cdot v_{sat}$
  - $J_d$  and  $g_m$  are key figures of merit in VLSI
- However:
  - $J_d$  and  $g_m$  degraded by source large  $R_{access}$
  - $J_d$  and  $g_m$  degraded by interface trap density,  $D_{it}$
- **Therefore, we must develop:**
  - **Low access resistance source/drain contacts**
  - **Thin, high-k, low  $D_{it}$  dielectrics on InGaAs**
  - **Fully self-aligned process modules**



*MOSFETs have been, and always will be, a **materials challenge**.*


# FET Device Physics

$$C_{ox} = \frac{\epsilon_o \epsilon_r}{t_{ox}}$$

$$C_{depth} \approx \frac{\epsilon_o \epsilon_{channel}}{t_{channel}/2}$$

$$C_{dos} = \frac{q^2 gm^*}{\pi \hbar^2}$$

$$n_{channel} = \frac{C_{dos}}{q} (V_{dos})$$




## $D_{it}$ problem

$\uparrow C_{it}, \downarrow V_{surface}$

$V_{surface}$  also supplies  $C_{dos}$

$\downarrow V_{surface} = \downarrow n_{chan}$  in  $C_{dos}$



Electron band diagram of a quantum well FET

## III-V $D_{it}$ Passivation

- Multiple ways to passivate the  $D_{it}$  on compound semiconductors
  - Sulfur passivation, e.g.  $(\text{NH}_4)_2\text{S}$  <sup>1</sup>
  - GdGaO based dielectrics <sup>2</sup>
  - *In-situ* dielectric growth after epitaxial growth <sup>3</sup>
  - Arsenic capping for *ex-situ* dielectric growth <sup>4</sup>
- However, these techniques restrict process flow choices
  - Wet treatment → *ex-situ* surface oxide formation
  - *In-situ* deposition → gate first process flow only
  - Lack of portability to higher-k dielectrics for scaling

<sup>1</sup> Y.Q. Wu et al, IEDM 2009

<sup>3</sup> Cheng et al, APL 2010

<sup>2</sup> M.Passlack et al, JVST B 2005


<sup>4</sup> Y. Hwang et al, APL 2011

# III-V $D_{it}$ Passivation

Cyclic hydrogen plasma / TMA treatments before dielectric growth


→  $D_{it}$  passivation immediately prior to  $Al_2O_3$  growth under vacuum

→ Gate first or gate last process flow compatibility



“False inversion” peak at negative bias  
→ Surface trap response

Quantitative  $D_{it}$  information can be calculated from the conductance method\*




**MOSCAP Structure**

A.D. Carter et al, APEX, Submitted.

\*R. Engel-Herbert et al JAP 2010.


# III-V $D_{it}$ Passivation

Cyclic hydrogen plasma / TMA treatments before dielectric growth  
→ 50 cycle (~5 nm  $Al_2O_3$ ) growth, 400°C anneal, Ni metallization



# Gate First FET Process Flow

- Thick channel
  - Process damage mitigation
- Heavy  $\delta$  doping
  - Prevents ungated sidewall current choke
  - Depletion mode:  $9 \times 10^{12} \text{ cm}^{-2}$  Si doping
  - Enhancement mode:  $3 \times 10^{12} \text{ cm}^{-2}$  Si doping
- $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  heterobarrier
  - Carrier confinement
- Semi-insulating InP
  - Device isolation





# Gate First FET Process Flow

## Gate Stack Definition

Hydrogen plasma / TMA treatment before  $\text{Al}_2\text{O}_3$

Optical gate lithography + hard mask

Bi-layer gate

Sputtered W + evaporated Cr

High selectivity, low power dry etch

Sidewall Deposition

Protects S/D short circuit to gate



Sidewall etch

High-k etch



Surface preparation for regrowth

UV  $\text{O}_3$  exposure to partially oxide channel


Removed *ex-situ* before MBE load



# Gate First FET Process Flow



- Regrowth and Back End
  - MBE InAs Regrowth
    - 500°C, low arsenic flux, high temperature → near gate fill in
  - Metallization and Mesa Isolation
    - Ti/Pd/Au liftoff, *in-situ* Mo in MBE optional



Pt (FIB protection)

SiO<sub>2</sub>



Cr

W

200 nm

TEM of MOSFET



# Gate First D-Mode FET Results



High  $J_{\text{drain}}$  ( $\sim 1\text{mA}/\mu\text{m}$ )

Low access resistance from high  $\delta$  doping

# Gate First D-Mode FET Results





Large DIBL  $\rightarrow$  heavy delta doping

Moderate transconductance ( $\sim 0.35$  mS/ $\mu\text{m}$ )

$\rightarrow$  Not explained by 
$$g_{m,\text{extrinsic}} = \frac{g_{m,\text{intrinsic}}}{1 + g_{m,\text{intrinsic}} R_s}$$



# Gate First E-Mode FET Results



Poor on-state current density

→ Ungated/undoped access regions

# Gate First E-Mode FET Results




Less DIBL

→ Less delta doping

# Gate First FET: Issues

## Process-induced CV dispersion



Ni electrode: Thermally deposited, no overcoat, 400°C

W electrode: Sputter deposited,  $\text{SiO}_2$  overcoat, 500°C anneal  
 → mimics FET processing, regrowth thermal cycle

Increased  $D_{it}$  hinders device performance





# Gate First FET: Issues

Ungated region → Current choke

Thinner sidewall can help...

... but hard to control with gate undercut



EBD of channel underneath sidewall,  $3 \times 10^{12} \text{ cm}^{-2}$   $\delta$  doping

# Conclusions

- $D_{it}$  passivation techniques for III-V MOS devices
- Process flow for gate first  $\text{Al}_2\text{O}_3/\text{InGaAs}$  MOSFETs
- Self-aligned process flow for scaled III-V VLSI
- Continued research areas
  - Minimizing ungated regions
  - Thinner dielectrics
  - $D_{it}$  passivation techniques

Thanks for your time!  
Questions?

contact address: adc [at] ece.ucsb.edu

*This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.006).  
A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network and  
MRL Central Facilities supported by the MRSEC Program of the NSF under award No. MR05-20415.*