## **International Microwave Symposium 2011**

Chart 1

# A 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P<sub>DC</sub> Ratio

Zach Griffith, M. Urteaga, R. Pierson, P. Rowell, M. Rodwell<sup>†</sup>, B. Brar

Teledyne Scientific Company, Thousand Oaks, CA 91360, USA

<sup>†</sup>Department of Electrical and Computer Engineering University of California, Santa Barbara, CA 93106-9560 e-mail: zgriffith@teledyne.com, phone: 805-373-4104



## Standard design for low distortion amplification

Chart 2

- In simple reactively-tuned RF amplifiers, the output-referred intermodulation distortion intercept (OIP3) is proportional to the DC current (i.e. DC power) dissipation
  - To have high OIP3 (very low power IM3 products), high bias currents and voltages are required
  - Continued system evolution (sensors, radar receivers, multi-carrier communications) requires increased linearity, dynamic range, and lower P<sub>DC</sub>
    - This is not possible with existing architectures, invariant of device bandwidth



## mm-wave Op-Amps for linear microwave amplification

Chart 3

### Strong negative feedback can greatly reduce distortion





modern transistors have high bandwidth, can provide large feedback gain at 2-5 GHz.

but: feedback helps *less* with stages near input



and: any parasitic nonlinear feedback through transistor parasitics will ruin performance

and: compensation for loop stability reduces feedback gain and increases distortion (slew rate)

### Nevertheless:

...with appropriate IC topologies ...and with fast devices 100 GHz GBW op-amps and very low IM3 levels at 2-5 GHz

## Strong global feedback $\rightarrow$ strong linearization

Chart 4



weak shunt negative feedback --- for 50 Ohm Z<sub>in</sub>





strong local negative feedback --- linearization



## Background: suppression of distortion by feedback

Chart 5



Approximate distortion as independent additive error signal V\_{\rm e}

$$V_{out} = A_{CL}V_{in} + (A_{CL}/A_{OL})V_e$$
 where  $A_{CL} \cong 1/H$ 

distortion is reduced in proportion to the ratio of closed loop  $A_{CL}$  to open-loop gain  $A_{OL}$ 



With multiplestages

 $V_{out} = A_{CL}V_{in} + (A_{CL} / A_1)V_{e1} + (A_{CL} / A_1 A_2)V_{e2} + (A_{CL} / A_1 A_2 A_3)V_{e3}$ 

Distortion of stages near the output are strongly reduced,

Distortions of stagesnear the input are not strongly reduced



## **Background: magnitude of local distortion generation**

Chart 6



The locally-generated distortion depends on the local signal level & the stage IP3

These locally-generated distortion signals are then suppressed ---in proportion to the amount of gain between that point and the input

This is a simplified discussion, where a more complete analysis is included in the manuscript --- must consider voltages and currents,

--- must consider frequency-dependent impedances



## **Challenges for low distortion, stable 50GHz op-amps**

- Technology: 0.5um InP HBT, 350GHz ft and fmax, ~5V breakdown
- No InP HBT complimentary devices available
  - No active loads for high stage gain
    - RF choke inductor needed, effective at 2GHz  $\rightarrow$  Z = R + j $\omega$ L
  - Positive level-shifting not available
    - Bias currents and voltages carefully selected for low local-stage IM3
    - Voltage difference across the feedback network must be considered
- Non-linear capacitive loading of the HBT junction capacitances on the feedback network can introduce distortion that is not suppressed by strong feedback
  - Current summing avoids device C<sub>ie</sub>, C<sub>cb</sub> loading of the feedback network
- Amplifiers must be stable across its bandwidth for varying source impedance
- Low noise figure small input padding resistance R<sub>in</sub> = 5-Ohm used
- Feedback network must be electrically short at 50GHz
- Low-power budget  $P_{DC} \leq 1.0W$



## **Differential current-mode building blocks**



Simple-Miller example – basic differential amplifier building blocks

Chart 8

-- simple differential pair  $(g_{m,1} g_{m,2})$  and Darlington differential pair amplification  $(g_{m,3})$ 

Simple differential pair, split current biasing





Darlington differential pair used for the output stage



## **Differential Op-amp floorplan**



Because the passives are large, all biasing components and loading elements are pulled away from the forward signal path and feedback network

Only transistors and horizontal interconnects set the length of the feedback path



Chart 9



# **Equivalent half circuit – bias conditions**



#### Circuit floorplan, Simple-Miller op-amp





## **Amplifier measurements**

Chart 12

#### VNA measurements:

- 4-port S-parameters, 100MHz-50GHz (Agilent PNA-X)
- Discrete measurements of each port
- Differential amplifier performance computed
  - True-mode differential stimulus to be performed

#### Two-tone and IM3 distortion measurements:

- Agilent 4440A spectrum analyzer
- Use of attenuators, isolators, and low-pass filters are required for very low VSWR throughout the system
- Residual overall system distortion is 56dBm
  - From thru-lines probed on cal substrate







## **Amplifier measurement: Differential S-parameters**

Chart 13



S<sub>21, mid-band</sub> = 19.2dB Bandwidth, 3dB > 30GHz Noise figure = 5.5dB P<sub>DC</sub> = 1020mW

**Differential S-parameters, simulated** 30 Microwave gains (dB) 25 20 15 Dashed line = as fabricated 10 Solid line = additional AC ground strap 5 s 22 -5 -10 10<sup>1</sup> 0.1 frequency (GHz)

- Inadequate interconnect at the emitter of the output stage differential pair causes excessive phase accumulation at higher frequency
  - This was not fully modeled during design
  - Re-evaluation by simulation shows the peaking observed in measurement
- Additional emitter ground straps (w/ no other changes) greatly improves phase margin and the gain peaking is greatly reduced



## **Amplifier measurement: Two-tone power and IM3**

Chart 14



## **Summary**

- Shunt-feedback amplifiers demonstrating high OIP3 have been presented
  - OIP3 = 54.1dBm at 2GHz, Slope-3 breakpoint P<sub>out</sub> = 16.6mW/tone
  - 19.2dB S<sub>21</sub> gain
  - 5.5dB noise figure
  - P<sub>DC</sub> = 1020mW
  - Record OIP3/P<sub>DC</sub> ratio = 252
- Future work requires examining...
  - Current source biasing to decrease common-mode gain
  - Improved layout for higher loop bandwidth, higher loop gain at low-GHz
  - Single DC source biasing, remove bias sequencing
  - Improve input and output VSWR

This work has been sponsored by the DARPA FLARE program

Dr. Sanjay Raman, Program Manager

Dr. Richard Eden, Program oversight

