

Formation of Sub-10 nm width InGaAs finFETs of 200 nm Height by Atomic Layer Epitaxy


****D. Cohen-Elias¹, J.J.M. Law¹, H.W. Chiang¹, A. Sivananthan¹,
C. Zhang¹, B. J. Thibeault¹, W.J. Mitchell¹, S. Lee¹, A.D. Carter¹,
C.-Y. Huang¹, V. Chobpattana², S. Stemmer², S. Keller¹, M. J.W. Rodwell¹***

***¹ECE and ²Materials Departments
University of California, Santa Barbara, CA***

Goal: FinFET with 2-4 nm Body Thickness


Intel $L_g=60\text{nm}$ III-V FinFET (IEDM 2011)

30 nm fin:
too thick at 60 nm gate length



For good electrostatics,
need fin thickness \sim (gate length/2)

S. H. Park et al., NNIN Symposium Feb 2012.




8nm gate length \rightarrow need <4 nm thick fin

Goal: Tall Fins for High Drive Current

Goal:


*large on-current
from small transistor footprint.*



$$\frac{\text{current}}{\text{transistor width}} = J_{\text{surface}} \cdot \frac{\text{fin height}}{\text{fin pitch}}$$

Goal: fin height \gg fin pitch (spacing)

Goal: Fins with Integrated N+ Source/Drain




regrowth → ***small S/D pitch*** → ***High Integration Density***

Why Not Dry-Etch a 2nm Fin ?

Goal: 2-4 nm thickness, 100+ nm height


desired



sidewall slope



sidewall damage*



****metallization-induced damage increases D_{it} :***
Burek *et al*, JVST B. 29,4, Jul/Aug 2011;
Dry-etching may well do similar surface damage

serious process challenges


FinFETs by Atomic Layer Epitaxy

*Fin thickness defined by
Atomic layer epitaxy (ALE)*

→ nm thickness control


*Fin height defined by
sidewall growth*

→ 200 nm high fins






thin, tall fins → few-nm L_g , high currents

ALE-Defined finFET: Process Flow



Fin Template



SiN hard mask:


Ridges oriented along [011]

H₃PO₄: HCL etch:

***facet-selective, material-selective
forms vertical (011) sidewalls
stops on InGaAs etch-stop***


InGaAs etch-stop:

defines template height → defines fin height




Channel Growth by Atomic Layer Epitaxy


1 monolayer growth per cycle.



*Using UCSB MOCVD :
1.7 Monolayer of InGaAs / Cycle
(Not true ALE mode)*



Channel Growth by Atomic Layer Epitaxy



Growth:

lattice-matched InGaAs

20 ALE cycles → <10 nm channel




Masked growth:

no InGaAs growth on top of template

Details:

***one ALE cycle = 10 sec TMGa/TMI, 10 sec H₂, 10 sec TBAs, 10 sec H₂
450 C growth***

Dummy Gate: Patterns Source and Drain






Mask

HSQ* : E-beam definable SiO_2

ALD Al_2O_3 mask sub-layer: adhesion

****HSQ: Hydrogen silsesquioxane***

Source Drain Regrowth



MOCVD Regrowth

600C

lattice-matched N+ InGaAs,



$5 \cdot 10^{19}/\text{cm}^3$ doping

S/D Regrowth: Filling vs. Sidewall Regrowth



Regrowth Filling Trenches

Regrowth Following Sidewall

after regrowth



after S/D contacts



Present process:



S/D regrowth partly fills spaces between fins

Target process:

S/D sidewall regrowth by ALE




→ large contact area → low access resistance

Source Drain Regrowth



x 85,000 10.0kV SEI 100nm UCSE SEM



Fin Release



fin release:

*$H_3PO_4:HCl$ selective wet-etch
etches InP
stops on InGaAs*

Fin Release





← fin without N+ regrowth

← fin with N+ regrowth


Why Not Release Fins Before S/D Regrowth ?

Images of released ~10 nm fins:




S/D regrowth provides mechanical support



ALD Gate Dielectric, ALD Gate Metal



Source and Drain Metal



TEM Images



Where is the DC Data ?

Present finFETs: very high leakage

Planar FET: thermal Ni gate

finFET: ALD TiN gate

interface damage ?



Planar FET: 100 interface

finFET: 011 interfaces

ALD surface preparation ?

Planar InAs/InGaAs MOSFET


Lee et al, 2013 VLSI symposium



3-D Transistors to Extend Moore's Law


Lundstrom: high S/D tunneling @ 4-7 nm L_g
→ increase m^* as L_g decreases

Implication: FETs won't improve with scaling
increased m^* → decreased v_{inj}
→ decreased I_{on} , increased CV/I



If we scale only to increase the IC packing density, why reduce L_g ?

Alternative: 3-D integration



height \gg pitch

...or other geometries...



FinFETs by Atomic Layer Epitaxy

ALE-defined fin

- *few-nm thick channels*
- *scaling to 8nm gate length*

200 nm fin height

- *enhance drive current*



$$\frac{\text{current}}{\text{transistor width}} = J_{\text{surface}} \cdot \frac{\text{fin height}}{\text{fin pitch}}$$

Thank You

