Record Extrinsic Transconductance (2.45 mS/ μ m at V_{DS} = 0.5 V) InAs/In_{0.53}Ga_{0.47}As Channel MOSFETs Using MOCVD Source-Drain Regrowth

Sanghoon Lee^{1*}, C.-Y. Huang¹, A. D. Carter¹, D. C. Elias¹, J. J. M. Law¹, V. Chobpattana², S. Krämer², B. J. Thibeault¹, W. Mitchell¹, S. Stemmer², A. C. Gossard², and M. J. W. Rodwell¹

¹ECE and ²Materials Departments University of California, Santa Barbara, CA

2013 Symposium on VLSI Technology Kyoto, Japan 06/13/2013



Outline

- Motivation: Why III-V MOSFETs?
- Design Considerations
- Process Flow
- Key Process Developments
 - Damaged Surface removal
 - Interfacial trap Passivation
- Measurement Results
 - I-V Characteristics
 - Gate leakage & TLM measurement
 - Peak g_m and R_{on} VS L_g (Benchmarking)
- Conclusion

more transconductance per gate width more current (at a fixed V_{dd}) \rightarrow IC speed or reduced V_{dd} (at a constant I_{on}) \rightarrow reduced power or reduced FET widths \rightarrow reduced IC size I_D/W_a \uparrow

increased transconductance from:

low mass \rightarrow high injection velocities lower density of states \rightarrow less scattering higher mobility in N+ regions \rightarrow lower access resistance

Other advantages

heterojunctions \rightarrow strong carrier confinement wide range of available materials epitaxial growth \rightarrow atomic layer control

Key Design Considerations

Device structure:

Scalability (sub 20 nm-L_g,<30 nm contact pitch) : self-aligned S/D, very low ρ_c

Carrier supply: heavily doped N+ source region *Shallow junction:* regrown S/D or Trench-gate



Channel Design: *Thinner wavefunction depth:* Thin channel *More injection velocity:* higher In-content channel

Gate Dielectric:

Thinner EOT : scaled high-k dielectric *Low D_{it} :* surface passivation, minimized process damage

Process Flow



Evidence of Surface Damage During Regrowth

Long-channel FETs: consistently show >100 mV/dec. subthreshold swing Indicates high D_{it} despite good MOSCAP data. Suggests process damage.

Experiment: SiO₂ capping + high temp anneal + strip \rightarrow MOSCAP Process

Finding: large degradation in MOSCAP dispersion. Confirms process damage hypothesis.



Post-Regrowth Surface Digital Etching for Damage Removal



Surface removed by digital etch process

 # cycles: 15' UV ozone (surface oxidation)
 1' dilute HCI (native oxide removal)
 13 - 15 Å/cycle, ~0.16 nm RMS roughness

- Etch significantly improves swing and transconductance
- Using this technique, the upper cladding of the composite channel is removed

\mathbf{D}_{it} Passivation : In-situ \mathbf{N}_2 plasma and TMA pretreatment



 Cyclic H₂ plasma and TMA treatment
 → D_{it} passivated

(A. Carter et al., APEX 2012)

- Lower Midgap D_{it} for
 N₂ plasma pretreatment
- Al₂O₃ interfacial layer is not needed

(V. Chobpattana, et al. APL 2013)

Cross-sectional STEM image



8 nm channel (5 nm/3 nm InAs/In_{0.53}GaAs) ; The InAs channel is not relaxed ~ 3.5 nm HfO₂ and ~0.5 nm interfacial layer formed by cyclic N₂ and TMA treatment

VLSI 2013

I-V characteristics for short and long channel devices

W = 10.1 μm , L = 40 nm / 70 nm / 90 nm



VLSI 2013

Gate leakage, access resistance, g_m uniformity



 $R_{sheet} = 25 \text{ ohm/sq } \rho_c = ~4.7 \text{ ohm-} \mu m^2$; ~82 Ohm- $\mu m R_{SD}$: ~8% degradation gate leakage <10⁻⁴ A/cm² at all bias conditions

Peak g_m and R_{on} vs. L_g (Benchmarking)



Conclusion

- Using digital etching, damaged surface during S/D regrowth can be effectively removed and the channel thinned in a nanometer precision without etch-stop.
- Employing N₂ plasma and TMA in-situ treatment, thin HfO₂ (3.5 nm) gate dielectric can be incorporated with low D_{it}.
- Peak $g_m = 2.45 \text{ mS/}\mu\text{m}$ at $V_{ds} = 0.5 \text{ V}$ for a 40 nm-L_g device
- Regrown S/D provides very low access resistance (~ 200 ohm-µm) even with non-self aligned S/D metal contact.

Thanks for your attention! Questions?

This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.006). A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network and MRL Central Facilities supported by the MRSEC Program of the NSF under award No. MR05-20415.

*sanghoon_lee@ece.ucsb.edu