

# III-V MOS: Planar and Fin Technologies



*M.J.W. Rodwell, UCSB*

*III-V MOS: S. Lee, C.-Y. Huang, D. Elias, V. Chobpattanna, J. Law, A.C. Gossard, S. Stemmer, UCSB; T. Kent, A. Kummel, UCSD; P. McIntyre, Stanford.*


*Transport Modeling: P. Long, S. Mehrotra, M. Povolotskyi, G. Klimeck, Purdue*

# Why III-V MOS ?

III-V vs. Si: Low  $m^*$   $\rightarrow$  higher velocity. Fewer states  $\rightarrow$  less scattering  $\rightarrow$  higher current. Can then trade for lower voltage or smaller FETs.






Problems: Low  $m^*$   $\rightarrow$  less charge. Low  $m^*$   $\rightarrow$  more S/D tunneling. Narrow bandgap  $\rightarrow$  more band-band tunneling, impact ionization.



# Why III-V MOS ? → important but less well-known reasons

nm-precise epitaxy, large heterojunction  $\Delta E_C \rightarrow$  1nm thick channels




Y.-K. Choi et al, VLSI Tech. Symp., 2001



(1nm hard for SOI)

Excellent contacts now.  
Better contacts feasible.

Dielectric-channel interface:  
Large  $\Delta E_C$ , no  $\text{SiO}_2$  at interface  $\rightarrow$  smaller EOT



# III-V MOS: how small can we make $L_g$ ?

Planar UTB FETs might just scale to 10nm  $L_g$ :


nm epitaxial control of channel thickness

high-energy barriers (AlAsSb)



possibly thinner high-K than in Si.

vertical spacer greatly aids short-channel effects

simulations suggest that, with spacers, even S/D tunneling is OK.



And with ALE techniques, few-nm- $L_g$  III-V finFETs are also feasible.




# The Key question:

Compared to Silicon MOS,...

...can we get high  $I_{on}$ ,

..and low  $I_{off}$ , and low  $V_{DD}$ ,

...at a VLSI-relevant (8-10nm) technology node ?




Performance @ e.g. 35nm is not important !


Small S/D pitch, not just small  $L_g$ , is essential !

# Leakage, short-channel effects, performance comparisons

## off-state leakage mechanisms:







- electrostatics / aspect ratio
- bottom barrier injection
- ××× growth defects




## Band-band tunneling, S/D tunneling, impact ionization

Small S/D contact pitch

MOS-HEMT with large contact pitch




vs.



Lateral depletion region reduces severity of most short-channel effects (not VLSI-compatible)


# Leakage, short-channel effects, performance comparisons

## off-state leakage mechanisms:



- electrostatics / aspect ratio
- bottom barrier injection
- ××× growth defects





no lateral gate-drain space




## Band-band tunneling, S/D tunneling, impact ionization

Small S/D contact pitch

MOS-HEMT with large contact pitch



~20 nm gate-drain space




Lin, IEDM2012


Lateral depletion region reduces severity of most short-channel effects (not VLSI-compatible)

# Examples from literature: gate-drain lateral spacers


Chang *et al.*: IEDM 2013:  
150nm gate-drain spacer




Lin *et al.* : IEDM 2013: 70nm S/G, G/D spacers



T. W. Kim *et al.*, IEDM2012  
~16 nm S/G, G/D spacers




D. H. Kim *et al.*, IEDM2012  
~100nm S/G, G/D spacers






# We must build devices with small S/D pitch.

contact pitch  $\sim$  3 times lithographic half-pitch  
(technology node dimension)




**Small S/D pitch hard to realize if we require  $\sim$ 20-50nm lateral gate-drain spacers !**

# Vertical spacers: reduced leakage -- at small feasible S/D pitch




vs.




# III-V MOSFET development process flow

## Development process flow



## Manufacturing process flow




While our fast development process flow does not provide a small S/D contact pitch, in manufacturing, the vertical spacer will provide a small S/D contact pitch.

# III-V MOSFET development process flow

---

Development process flow



Simple, 4-day, 16nm process → learn quickly !


Low-damage: avoids confusing dielectric characterization.

Critical dimensions are scaled:  $L_g$ , channel thickness, (N+ S/D):G separations.

Process otherwise not scaled: large gate overlap, large S/D contact separations.  
increases gate leakage, increases access resistance.




Process is not now self-aligned, but could be made self-aligned.

# TEM Cross-Section, Summer 2013



# High Transconductance III-V MOSFETS: 2013 VLSI Meeting




Lee *et al*, 2013 VLSI Symposium, May



8 nm channel (5 nm/3 nm InAs/In<sub>0.53</sub>Ga<sub>0.47</sub>As) and ~4 nm HfO<sub>2</sub> high-k dielectric  
 At time, record  $g_m$  over all gate lengths (i.e. 2.45 mS/μm at 0.5  $V_{DS}$  for 40 nm- $L_g$ )







# High Transconductance III-V MOSFETs: 2013 VLSI Meeting

Lee et al, 2013 VLSI Symposium, May



**93 mV/dec @ 500 nm- $L_g$  but  $> 400 \text{ mV/dec}$  @ 40 nm- $L_g$ .  
Extremely Poor Short-Channel Effects**

# Reducing Leakage: 3nm vs. 8nm High-Field Spacer









result

Reduced off-state leakage, improved short-channel effects, very high  $g_m$  &  $I_{on}$ .



# Reducing Leakage: 9nm vs. 7.5nm Channel Thickness



result

Better electrostatics, higher bandgap  $\rightarrow$  Reduced  $I_{off}$ , improved subthreshold swing, slightly less  $g_m$  &  $I_{on}$ .

## Vertical spacers: some details

**Minimum S/D contact pitch:**

**depends upon regrowth angle**

**we need to work on this.**

**[010] gate orientation should help**

**Spacer sidewalls are gated through the high-K.**

**Capacitance to UID sidewalls is negligible.**

**about  $0.2 \text{ fF}/\mu\text{m}$**


**$\ll$  the  $\sim 1.0 \text{ fF}/\mu\text{m}$  interelectrode capacitances.**

**Capacitance to N+ contacts layers is large.**

**easy to eliminate: low- $\epsilon_r$  sidewall spacer.**

**Deliberate band offset between spacer & channel**

**compensates offset from strong quantization in channel.**



# Much Better Results to be Reported

---

**To reduce off-state leakage:**

**thinner channels (quantization) → less band-band tunneling  
thinner channels & dielectrics → better electrostatics**

**To increase on-state current:**

**thinner channels & dielectrics**



**Much better results to be reported:**

**Lee et *al.*: EDL (in press)**

**Lee et *al.*: 2014 VLSI Symposium (June)**

# Thin Wells: Gate Leakage ?

In a thin InGaAs well, does the bound state energy rise to the point that dielectric leakage becomes high ?



## Photoluminescence from narrow InAs-AISb quantum wells

Berinder Brar, Herbert Kroemer, James Ibbetson, and John H. English  
*Appl. Phys. Lett.* **62** (25), 21 June 1993




FIG. 3. Comparison between measured and calculated transition energies. The calculation assumes a spatially indirect transition.

1.5nm well:  $(E_{bound} - E_c) = 0.5$  eV

Brar data agrees well with:

- 1) Boykin, APL, 21 March 1994 (simulations)
- 2) Recent simulations by Povolotskyi (Purdue)
- 3) Recent unpublished UCSB FET data

# Thermal Emission from Source over Back Barrier.

InGaAs-InAlAs barrier is 0.5 eV

Fermi level is 0.3~0.5 eV above conduction-band in the N+ source.

Barrier is only 0.1~0.25 eV above Fermi level.




**Thermionic emission flux:**

$$J_{thermionic} \approx q(kT/m^*)^{1/2} N_c \exp((E_f - E_c)/kT)$$

$$= 5 \mu\text{A}/\mu\text{m}^2 \text{ for } 0.2 \text{ eV barrier.}$$

***Need increased barrier energy.***


Again, effect is less evident in MOS-HEMTs due to larger N+ S/D separation.



# AlAsSb Back Barrier: Stops Barrier Thermal Leakage



## InAlAs back barrier

130227C



## AlAsSb back barrier

120807A




**AlAsSb layer:**

**0.5 eV increase in barrier.**


**Expect  $\sim 10^8:1$  less thermal emission from source.**

# AlAsSb Back Barrier, P-doped layer, better isolation

**InAlAs FET:** 88 nm  $L_g$ , 25 micron drawn  $W_g$ , 8 nm InGaAs channel, 60 nm InGaAs Regrowth, 3.2 nm  $HfO_2$ , 0 deg



**AlAsSb FET:** 90 nm  $L_g$ , 25 micron drawn  $W_g$ , 8 nm InGaAs channel, 60 nm InGaAs Regrowth, 3.2 nm  $HfO_2$ , 0 deg



result

**AlAsSb barrier shows lower off-state current and better SS as compared to P-InAlAs barrier.**

# III-V MOS: how small can we make $L_g$ ?

**Planar UTB FETs** might just scale to 10nm  $L_g$ :

Unlike Si !


nm epitaxial control of channel thickness

high-energy barriers (AlAsSb)



possibly thinner high-K than in Si.

vertical spacer greatly aids short-channel effects

**simulations suggest that, with spacers, even S/D tunneling is OK.**



And with ALE techniques, few-nm  $L_g$  III-V **finFETs** are also feasible.





# FinFETs by Atomic Layer Epitaxy: Why ?

## Electrostatics:

*body must be thinner than  $\sim L_g/2$*

*→ less than 4 nm thick body for 8 nm  $L_g$*

## Problem:

*threshold becomes sensitive to body thickness*

$$\delta V_{th} \propto \delta T_{body} / T_{body}^3$$

## Problem:


*low mobility unless surfaces are very smooth*

$$\mu \propto T_{body}^6 / \delta T_{body}^2$$

Implication: *At sub-8-nm gate length, need :*

*extremely smooth interfaces*


*extremely precise control of channel thickness*




**side benefit: high drive current → low-voltage, low-power logic**

# ALE-defined finFET


*fin template*




*channel ALE*



*dummy gate*




*N+ InGaAs source / drain*




*S/D regrowth*

*remove masks*




*release fins*




**Fin template: formed by {110}-facet-selective etch → atomically smooth**  
**Channel thickness set by ALE growth → atomically precise**


# Images




50 nm fin pitch



100 nm fin pitch



10 nm thick fins, 100 nm tall





# Tall Fins for Low-Power, Low-Voltage Logic

**Low-voltage (near- $V_T$ ) operation:**

**low  $CV^2$  dissipation, but low current  $\rightarrow$  long interconnect delays**

**Increased fin height  $\rightarrow$  increased current per unit die area**

**$\rightarrow$  interconnect charging delays reduced**



**Supply reduced from 500mV to 268 mV while maintaining high speed.**

**3.5:1 power savings? Circa 2.5:1 when FET capacitances considered.**

# What is next ?


In progress:

thinner dielectrics, better contacts, better alignment  $\rightarrow$  greater  $I_{on}$   
10nm  $L_g$  FETs: prove that spacer kills S/D tunneling leakage.  
ultra-thin InGaAs & InAs channels low off-current

If we can:

InAs ALE-finFETs @ 10nm  $L_g$   $\rightarrow$  high performance

110-oriented PMOS finFET  $\rightarrow$  performance approaching NMOS



(end)

**Backup slides**