
Record I_{on} (0.50 mA/ μm at $V_{DD} = 0.5$ V and $I_{off} = 100$ nA/ μm) 25 nm-Gate-Length $\text{ZrO}_2/\text{InAs}/\text{InAlAs}$ MOSFETs

Sanghoon Lee^{1*}, V. Chobpattana², C.-Y. Huang¹, B. J. Thibeault¹, W. Mitchell¹,
S. Stemmer², A. C. Gossard², and M. J. W. Rodwell¹

*¹ECE and ²Materials Departments
University of California, Santa Barbara, CA*

2014 Symposium on VLSI Technology
Honolulu, Hawaii, USA
06/10/2014






Why III-V MOSFETs in VLSI applications?

Low m^* in III-V material \rightarrow high v_{inj}
 \rightarrow high transconductance

More transconductance per gate width
 more current \rightarrow lower intrinsic delay
 -or- reduced V_{DD} \rightarrow less power consumption
 -or- small FETs \rightarrow reduced IC size

Other advantages

Wide range of available materials
 nm-precise growth \rightarrow 1-2 nm thick channel
 Larger ΔE_c \rightarrow Better confinement, Small EOT




Key Design Considerations

Source/Drain:

- Low $\rho_c \rightarrow$ Small contact size
- Self-aligned \rightarrow Small contact pitch
- Shallow \rightarrow Scaling (electrostatics)

Dielectric:


- Thin \rightarrow high I_{on} , better SS and DIBL
- Low $D_{it} \rightarrow$ Better SS



Channel:


- Thin \rightarrow Electrostatics
- Thin and wide bandgap \rightarrow Small band-band tunneling
- Thick and narrow bandgap \rightarrow higher injection velocity

FET Structures




Inversion mode MOSFETs

- Self-aligned ✓
- Implant damage ✗
- Large R_{access} (limited doping) ✗




MOS-HEMT

- Good short channel effect ✓
- Large device footprint ✗
- Large R_{access} (Barrier) ✗



Trench-etch

- Small footprint ✓
- Small R_{access} ✓
- Limited L_g scaling (wet etch) ✗



Regrown S/D with gate-first


- Small footprint and L_g ✓
- Small R_{access} ✓
- Abrupt junction ✓
- High damage (gate-stack etch) ✗

Regrown S/D with gate-Last


- Low damage (No dry etch) ✓

Gate-Last Process (Simplified for Development)


Channel growth By MBE




Dummy gate formation e-beam lithography




Vertical spacer and N+ S/D regrowth in MOCVD




Mesa-isolation Surface digital etching




Gate stack formation



S/D metal contact formation






High-k : MOSCAP with 0.7/5.0 nm $\text{Al}_2\text{O}_x\text{N}_y/\text{ZrO}_2$



MOSCAP structure




- dielectric constant for ZrO_2 is 23; EOT is ~ 1 nm
- $3.5 \mu\text{F}/\text{cm}^2$ accumulation capacitance at 1MHz
- $\sim 1 \times 10^{12} / \text{cm}^2\text{-eV}$ D_{it} near midgap.
- Gate leakage $< 1 \text{ A}/\text{cm}^2$ up $V_G = 2 \text{ V}$






(V. Chobpattana, et al., 'Scaled ZrO_2 dielectrics for InGaAs gate stack with low interface trap densities', APL 2014)

Off-state leakage and S/D spacers

Small S/D contact pitch







MOS-HEMT with large contact pitch





D-H. Kim, IEDM 2012

Large lateral spacer → low leakage, good short channel immunity
Large lateral spacer → large S/D pitch

Vertical Spacers → reduced off-state leakage




- Larger spacer
→ better short channel effect at short and long channels




(S. Lee, et al., EDL, June 2014)

Cross-sectional STEM image







Courtesy of S. Kraemer (UCSB)

I-V characteristics for long channel device ($L_g = 1 \mu\text{m}$)







- 61 mV/dec Subthreshold swing at $V_{DS}=0.1 \text{ V}$
- Negligible hysteresis
- $<1 \text{ A}/\text{cm}^2$ gate leakage at measured bias range

I-V characteristics for short channel devices ($L_g = 25$ nm)



- ~ 2.4 mS/ μm Peak g_m at $V_{DS} = 0.5$ V
- ~ 300 Ohm- μm on-resistance at $V_{GS} = 0.7$ V
- 77 mV/dec Subthreshold Swing at $V_{DS} = 0.5$ V,
 76 mV/V DIBL at $1 \mu\text{A}/\mu\text{m}$
- 0.5 mA/ μm I_{on} at $I_{off} = 100$ nA/ μm and $V_{DD} = 0.5$ V

Source/drain series resistance





R_{contact} [Ohm- μm]	$R_{\text{N+S/D}}$ [Ohm- μm]	R_{spacer} [Ohm- μm]	$R_{\text{ballistic}}$ [Ohm- μm]	$R_{\text{on at zero}} L_g$ [Ohm- μm]
25	60	35	50	170

for both source and drain sides





- From TLM measurement for N+S/D, $R_{\text{N+S/D sheet}} = 25 \text{ ohm/sq}$, $\rho_c = \sim 5.3 \text{ ohm-}\mu\text{m}^2$
- R_{spacer} is estimated to be $\sim 35 \text{ ohm-}\mu\text{m}$ for both sides

Performance comparison: 2.5 nm VS 5.0 nm-thick channel





- Better SS at all gate length scale:
 - ← Better electrostatics, reduced BTBT
- ~1:10 reduction in minimum off-state leakage
- ~5:1 increase in gate leakage ← increased eigenstate

Performance comparison: 2.5 nm VS 5.0 nm-thick channel



1D-Possion Schrodinger solver
 (coded by W. Frensky, UT Dallas)



SS and DIBL vs. L_g (Benchmarking)



[1] Lin IEDM 2013, [2] T.-W. Kim IEDM 2013, [3] Chang IEDM 2013, [4] Kim IEDM 2013
[5] Lee APL 2013 (UCSB), [6] D. H. Kim IEDM 2012, [7] Gu IEDM 2012, [8] Radosavljevic IEDM 2009

- $<80 \text{ mV/dec}$ at sub-30 nm L_g and $V_{DS}=0.5 \text{ V}$
- Record low subthreshold swing among any reported III-V FETs.
- Lowest DIBL among planar-type III-V FETs.

Peak g_m and I_{on} at fixed I_{off} vs. L_g (Benchmarking)




[1] Lin IEDM 2013, [2] T.-W. Kim IEDM 2013, [3] Chang IEDM 2013, [4] Kim IEDM 2013
 [5] Lee APL 2013 (UCSB), [6] D. H. Kim IEDM 2012, [7] Gu IEDM 2012, [8] Radosavljevic IEDM 2009

- >2.4 mS/ μ m peak g_m at $V_{DS}=0.5$ V and sub-30 nm L_g .
- Highest I_{on} at $I_{off}=100$ nA/ μ m and $V_{DD}=0.5$ V
- 0.5 mA/ μ m I_{on} at sub-30 nm L_g


Benchmark with 22 nm node Si Fin- and nanowire FET

Intel 22 nm Si FinFET



Jan, IEDM 2012

IBM 22 nm nanowire FET



S. Bangsaruntip et al., IEDM 2013

- Intel 22 nm FinFETs (HP) : ~ 0.5 mA/ μm (?) @ $V_{GS} = 0.5$ V, $V_{DS} = 0.75$ V
- IBM 22 nm nanowire : ~ 0.4 mA/ μm @ $V_{GS} = 0.5$ V, $V_{DS} = 0.5$ V
- Comparable performance with state-of-the-art Si-FinFETs (nanowire).

Conclusion

- Developed vertical spacer to reduce off-state leakage and to improve short channel effect.
- Integrated sub-1 nm EOT ZrO_2 high-k with low D_{it}
- Obtained 61 mV/dec at $V_{DS}=0.1$ V and $1 \mu\text{m}-L_g$.
- Obtained $0.5 \text{ mA}/\mu\text{m}$ at $I_{off}=100 \text{ nA}/\mu\text{m}$ and $V_{DD}=0.5$ V (best reported I_{on} among any reported III-V MOSFETs)
- Achieved comparable I_{on} to state-of-art multi-gate Si-FETs

Acknowledgment

Thanks for your attention!
Questions?

*This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.006).
A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network and
MRL Central Facilities supported by the MRSEC Program of the NSF under award No. MR05-20415.*