

# Ultrathin InAs-Channel MOSFETs on Si Substrates

Cheng-Ying Huang<sup>1</sup>, Xinyu Bao<sup>2</sup>, Zhiyuan Ye<sup>2</sup>, Sanghoon Lee<sup>1</sup>,  
Hanwei Chiang<sup>1</sup>, Haoran Li<sup>1</sup>, Varistha Chobpattana<sup>3</sup>, Brian  
Thibeault<sup>1</sup>, William Mitchell<sup>1</sup>, Susanne Stemmer<sup>3</sup>, Arthur  
Gossard<sup>1,3</sup>, Errol Sanchez<sup>2</sup>, and Mark Rodwell<sup>1</sup>

<sup>1</sup>ECE, University of California, Santa Barbara

<sup>2</sup>Applied Materials, Santa Clara

<sup>3</sup>Materials Department, University of California, Santa Barbara




VLSI-TSA 2015  
HsinChu, Taiwan



# Why InGaAs/InAs FETs?






- III-V channel: low electron effective mass, high velocity, high mobility → higher current at lower  $V_{DD}$
- Problems:
  - Devices: low bandgap → high BTBT leakage
  - high permittivity → worse electrostatics, large SS and DIBL
  - Materials: **Integration of III-V on Si**, High-K dielectrics on III-V
- **Goal: Fabricate ultrathin channel III-V FETs on Si**

300K	Si	Ge	GaAs	InAs	In <sub>0.53</sub> Ga <sub>0.47</sub> As
$m_e^*$	0.19	0.08	0.063	0.023	0.041
$\mu_e$ (cm <sup>2</sup> /V·s)	1450	3900	9200	33000	12000
$\mu_h$ (cm <sup>2</sup> /V·s)	370	1800	400	450	<300
$E_g$ (eV)	1.12	0.664	1.424	0.354	0.75
$\epsilon_r$	11.7	16.2	12.9	15.2	13.9
$a$ (Å)	5.43	5.66	5.65	6.06	(InP)




# Record III-V FETs on InP substrates

S. Lee et al., VLSI 2014






# MOSFET: 2.5nm ZrO<sub>2</sub>/ 1nm Al<sub>2</sub>O<sub>3</sub> / 2.5nm InAs




***61 mV/dec Subthreshold swing at  $V_{DS}=0.1 \text{ V}$***

***Negligible hysteresis***

# Applied Materials III-V buffer on Si





**RHEED in MBE**





# UCSB III-V FET epitaxy

Surface roughness is degraded after FET epitaxy.






$$R_q = 6.9 \text{ nm}$$


# UCSB Gate Last Process Flow



# TEM images of III-V FET on Si




# Short gate length: $L_g$ -20 nm





- High  $G_m \sim 2.0$  mS/ $\mu\text{m}$  at  $V_D = 0.5$  V.
- SS  $\sim 140$  mV/dec. at  $V_D = 0.5$  V and 101 mV/dec. at  $V_D = 0.1$  V
- High  $I_{on} > 1.4$  mA/ $\mu\text{m}$  at  $V_{GS} = 1$  V.

# Long gate length: $L_g$ -1 $\mu\text{m}$





- $SS \sim 74$  mV/dec. for  $L_g$ -1  $\mu\text{m}$  devices.
- Off-state leakage dominated by band-to-band tunneling.
- **Negligible buffer leakage.**

# On-state characteristics



- Long  $L_g$  devices show similar  $G_m$  to record FETs  $\rightarrow$  comparable mobility to 2.5 nm InAs on InP.
- $\sim 25\%$  degradation on S/D sheet resistance and contact resistance.
- Thicker channel and degraded  $R_{S/D}$  decrease  $G_m$  at short  $L_g$ .

# Subthreshold Characteristics



- SS and DIBL are degraded due to thicker channel.
- Higher SS at long  $L_g$ : higher interface trap density.

# Within-wafer uniformity: $L_g$ -45nm devices

**$G_m$  map (mS/ $\mu$ m) @  $V_{DS}=0.5V$**

20 mm

**$G_m \sim 1.82$   
mS/ $\mu$ m**

	1	2	3	4	5
A	1.90	1.73	1.74	1.90	1.93
B	1.85	1.88	1.81	1.76	1.88
C	1.80	1.55	1.86	1.86	1.91

12 mm

**SS map (mV/dec) @  $V_{DS}=0.5V$**


20 mm

**SS  $\sim 123$   
mV/dec**

	1	2	3	4	5
A	115.7	128.3	106.9	130.6	140.2
B	107.4	117.5	107.5	141.6	120.9
C	132.1	116.4	135.2	124.4	127.4

12 mm

# Benchmark of III-V FETs on Si



$I_{on} \sim 235 \mu\text{A}/\mu\text{m}$   
@  $100 \text{ nA}/\mu\text{m}$   $I_{off}$

Further improved material quality reduces  $R_{on}$  and increases  $I_{on}$ .  
Further improved surface roughness allows further thinning the channel, and improves  $C_g$ ,  $SS$  and  $I_{on}$ .

# Summary

---

- Demonstrated high performance, and high yield III-V UTB-FETs on Si substrates using the combination of MOCVD and MBE growth, featuring 3.5~4 nm ultrathin channel and  $L_g \sim 20$  nm.
- Achieved high  $G_m \sim 2.0$  mS/ $\mu\text{m}$  at  $V_D = 0.5\text{V}$  and high  $I_{on} \sim 1.4$  mA/m at  $V_{GS} = 1\text{V}$  and  $L_g \sim 20$  nm.
- Improving channel surface roughness will allow further channel thickness scaling, and improve SS and  $I_{on}$ .
- Improving material quality will reduce  $R_{on}$  and increase  $G_m$  and  $I_{on}$ .

**Thank you! Question?**

**(backup slides follow)**

# Within-wafer uniformity: $V_{th}$ of Lg-45 nm devices

$V_{t,lin}$  (V) @ 1  $\mu\text{A}/\mu\text{m}$ ,  $V_{DS}=0.1\text{V}$

20 mm






	1	2	3	4	5
A	0.070	0.045	0.074	0.043	0.020
B	0.085	0.054	0.063	0.044	0.054
C	0.041	0.102	0.047	0.056	0.055

$V_{t,sat}$  (V) @ 1  $\mu\text{A}/\mu\text{m}$ ,  $V_{DS}=0.5\text{V}$

20 mm





	1	2	3	4	5
A	-0.003	-0.041	0.022	-0.020	-0.049
B	0.036	-0.006	0.008	-0.042	-0.006
C	-0.032	0.042	-0.026	0.003	-0.020

# Hero device: VLSI 2014 late news (Sanghoon Lee)




# Reducing leakage (3): Ultra-thin channel

S. Lee et al., VLSI 2014



**Record III-V MOS**

# MOSFET: 2.5nm ZrO<sub>2</sub>/ 1nm Al<sub>2</sub>O<sub>3</sub> / 2.5nm InAs







***61 mV/dec Subthreshold swing at  $V_{DS}=0.1 \text{ V}$***

***Negligible hysteresis***

# Compared to Intel 14nm finFET

S. Natarajan et al, IEDM 2014, December, San Francisco

Layer	Pitch (nm)
Fin	42
Contacted Gate Pitch	70
Metal 0	56
Metal 1	70
Metal 2	52




$I_{\text{off}} = 10\text{nA}/\mu\text{m}$ ,  $I_{\text{on}} = 0.45\text{mA}/\mu\text{m}$  @  $V_{DS} = 0.5\text{V}$  per  $\mu\text{m}$  of fin footprint




Re-normalizing to fin periphery:  $\sim 0.24\text{ mA}/\mu\text{m}$

# Reducing leakage (5): Recessed InP S/D spacer

## 12 nm InGaAs spacer




## 5 nm Recessed InP spacer




$L_g$ -60 nm

# Reducing leakage (6): Doping-graded InP spacer

C-Y Huang, 2014 IEDM



$R_{on}$ at zero $L_g$ ( $\Omega \cdot \mu m$ )	5 nm UID InP	13 nm UID InP	Doping graded InP
	~199	~364	~270




Doping-graded InP spacer reduces parasitic source/drain resistance and improves  $G_m$ .


Gate leakage limits  $I_{off} \sim 300$  pA/ $\mu m$ .

# Reducing leakage (7): Thicker Dielectric

## InP graded spacer



## InGaAs spacer



Minimum  $I_{off} \sim 60$  pA/ $\mu\text{m}$  at  $V_D = 0.5$  V for  $L_g = 30$  nm

100:1 smaller  $I_{off}$  compared to InGaAs spacer