12 nm-Gate-Length Ultrathin-Body InGaAs/InAs MOSFETs with 8.3.10⁵ I_{ON}/I_{OFF}

<u>Cheng-Ying Huang</u>¹, Prateek Choudhary¹, Sanghoon Lee¹, Stephan Kraemer², Varistha Chobpattana², Brain Thibeault¹, William Mitchell¹, Susanne Stemmer², Arthur Gossard^{1,2}, and Mark Rodwell¹

¹Electrical and Computer Engineering, University of California, Santa Barbara ²Materials Department, University of California, Santa Barbara



Device Research Conference 2015 Late News Columbus, OH



III-V FETs at sub-10-nm nodes?

- III-V channels: low electron effective mass, high velocity, high mobility → higher I_{on} at lower V_{DD} → reducing switching power
- III-V FETs have high leakage current because:
- ✓ Low bandgap → larger band-to band tunneling (BTBT) leakage
- ✓ High permittivity → worse electrostatics, large subthreshold leakage
- I_{off} <100 nA/µm (High performance) and I_{off} <100 pA/µm (Low power)
- Question: Can III-V MOSFETs scale to sub-10-nm nodes?

300K	Si	Ge	GaAs	InAs	In _{0.53} Ga _{0.47} As	Logic	Physical	
m _e *	0.19	0.08	0.063	0.023	0.041	industry node	gate lengt (nm)	h
µ _e (cm²/V⋅s)	1450	3900	9200	33000	12000	16/17	20	
µ _h (cm²/V⋅s)	370	1800	400	450	<300	10/14	20	
Eq(a)/)	1 1 2	0.664	1 474	0.254	0.75	10	17	
cg(ev)	1.12	0.004	1.424	0.554	0.75	7	14	
ε _r	11.7	16.2	12.9	15.2	13.9	•		
a(Å)	5.43	5.66	5.65	6.06	(InP)	5	12	
					()	Ref: 2013 ITRS	S Roadman	-

Record high performance III-V FETs



3

Record low leakage III-V FETs



- Minimum I_{off} ~ 60 pA/µm at V_D=0.5 V for L_g-30 nm
- Recessed InP shows 100:1 smaller I_{off} compared to InGaAs spacers
- BTBT leakage is completely removed → sidewall leakage dominates I_{off}

UCSB Gate Last Process Flow





TEM images of $L_g \sim 12$ nm devices





 $I_D - V_G$ and $I_D - V_D$ curves of 12nm L_g FETs



On-state performance



- Slightly higher G_m for a 2.5 nm composite channel than a 4.5 nm InGaAs channel → larger gate capacitance.
- A 2.5nm InAs channel with a 12 nm InGaAs spacer shows highest G_m → high indium content channel is desirable for UTB III-V FETs.
- InP spacers increase parasitic $R_{S/D}$ to ~260 Ω ·µm \rightarrow InP spacers need further optimization.

Subthreshold characteristics



- A 2.5nm InAs channel with a 12 nm InGaAs spacer shows the lowest SS and DIBL because of the best electrostatics.
- A 5 nm un-doped InP spacer with the atop 8 nm linearly doping-graded InP have shorter effective gate length as compared to 12 nm un-doped InGaAs spacers \rightarrow worse electrostatics.
- SS~107 mV/dec. and DIBL~260 mV/V for 12 nm devices → FinFETs will cure this.

I_{on} and I_{off} versus L_{g}



- High In% content channels are required to improve I_{on}, but I_{off} is relatively large (~10 nA/μm).
- InGaAs channels with recessed InP source/drain spacers are required for low leakage FETs.
- A clear tradeoff between on-off performance.

Mobility extraction at L_g-25 µm long channel FETs



11

Summary

- We demonstrated a 12nm-L_g ultrathin body III-V MOSFET with well-balanced on-off performance. (I_{on}/I_{off}> 8.3·10⁵)
- The 12nm-L_g FET shows G_m~1.8 mS/μm and SS~107 mS/dec., and minimum I_{off}~ 1.3 nA/μm.
- High indium content channel is required to improve on-state current. (High performance logic)
- Thin channels, InGaAs channels, and recessed InP source/drain spacers are the key design features for very low leakage III-V MOSFETs. (Low Power Logic)
- III-V MOSFETs are scalable to sub-10-nm technology nodes.

Thanks for your attention! Questions?

- This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.009) and GLOBALFOUNDRIES(Task 2540.001).
- A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network.
- This work was partially supported by the MRSEC Program of the National Science Foundation under Award No. DMR 1121053.



(backup slides follow)

Record low subthreshold swing



Dielectrics from Gift Chobpattana, Stemmer group, UCSB.

Why InAs channel is better...

- Electron scattering with oxide traps inside conduction band
- Electrons in high In% content channel have less scattering with oxide traps.







InP spacer thickness: on-state



- Thicker InP spacer increases R_{on}, and degrades G_m
- Thinner spacer is desired at source to reduce R_{S/D}.

Doping-graded InP spacer



- Doping-graded InP spacer reduces parasitic source/drain resistance and improves G_m.
- Gate leakage limits I_{off}~300 pA/μm.

Fixing source-drain tunneling by corrugation





Transport distance > gate footprint length Only small capacitance increase

In(Ga)As: low $m^* \rightarrow$ high velocity \rightarrow high current (?)

Ballistic on-current:

Natori, Lundstrom, Antoniadis (Rodwell)

$$J = \frac{K_{1}}{K_{1}} \cdot \left(84 \frac{\text{mA}}{\mu \text{m}}\right) \cdot \left(\frac{V_{gs} - V_{th}}{1 \text{ V}}\right)^{3/2}, \qquad \frac{1}{c_{equiv}} = \frac{T_{ex}}{\varepsilon_{ox}} + \frac{T_{channel}}{2\varepsilon_{senticondudor}}$$
$$\frac{g \cdot \left(m^{*}/m_{o}\right)^{1/2}}{\left(1 + (c_{dos,o} / c_{equiv}) \cdot g \cdot (m^{*} / m_{o})\right)^{3/2}}$$

More current unless dielectric, and body, are extremely thin.

