

# $L_g = 40\text{nm}$ Composite Channel MOS-HEMT Exhibiting $f_t = 420\text{ GHz}$ , $f_{max} = 562\text{ GHz}$

Brian Markman, Simone Tommaso Šuran Brunelli, Matthew Guidry, Logan Whitaker, and Mark J.W. Rodwell

ECE, University of California Santa Barbara, Santa Barbara, CA, 93106, USA  
Email: [brian.markman@keysight.com](mailto:brian.markman@keysight.com) Phone: (215) 264-9890

**Overview:** An  $L_g = 40\text{ nm}$ ,  $t_{ch} = 7.0\text{ nm}$   $\text{In}_{0.53}\text{Ga}_{0.47}\text{As} / \text{InAs}$  MOS-HEMT exhibiting  $f_t = 420\text{ GHz}$  and  $f_{max} = 562\text{ GHz}$  at  $V_{DS} = 0.70\text{ V}$ ,  $V_{GS} = 0.30\text{ V}$ , and  $I_{DS} = 0.793\text{ mA}/\mu\text{m}$  is reported. A  $0.83\text{ nm} / 1.71\text{ nm}$   $\text{Al}_x\text{O}_y\text{N}_z / \text{ZrO}_2$  high-k gate dielectric is used with a  $3.0 / 4.0\text{ nm}$   $\text{In}_{0.53}\text{Ga}_{0.47}\text{As} / \text{InAs}$  composite channel. At  $40\text{ nm}$   $L_g$ , high peak  $g_{m,e} = 2.9\text{ mS}/\mu\text{m}$  and record low  $g_{ds,e} = 0.18\text{ mS}/\mu\text{m}$  at  $V_{DS} = 0.70\text{ V}$  was achieved. Long gate length  $SS_{min} = 69\text{ mV}/\text{dec}$  is observed. Bandwidth of the present devices is limited by parasitic  $C_{GS,p}$ ,  $C_{GD,p}$ .

**Fabrication:** Device fabrication closely follows [3]. The starting epitaxial structure was purchased from Intelligent Epitaxy. From substrate to air the grown layers are:  $100\text{ nm}$  UID- $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  buffer,  $3\text{ nm}$  modulation doped  $\text{Si}:\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  ( $1.2 \times 10^{19}\text{ cm}^{-3}$ ),  $3\text{ nm}$  UID- $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  spacer,  $3 / 4 / 6\text{ nm}$  UID- $\text{In}_{0.53}\text{Ga}_{0.47}\text{As} / \text{strained UID-InAs} / \text{UID-In}_{0.53}\text{Ga}_{0.47}\text{As}$  composite channel. After thinning the channel to  $7\text{ nm}$  the link region was grown. From channel to air the grown layers are:  $3.0\text{ nm}$  UID-InP spacer,  $3.5\text{ nm}$   $\text{Si}:\text{InP}$  ( $1.0 \times 10^{19}\text{ cm}^{-3}$ ) modulation doping,  $10\text{ nm}$  UID-InP cap. Cross-sectional TEM images of the device are shown in Fig. 1; wet etching through the link region prior to re-growing the S/D yields isotropic undercutting, bringing the link surface closer to the plane of modulation doping, resulting in a local reduction of  $n_{QW}$ , resulting in large end resistances  $R_{end}$  and no improvement to  $R_A$  compared to [3]. Recessing into the link reduces the barrier height and tunneling distance beneath the S/D while maintaining topology. Finally,  $30$  cycles of  $\text{ZrO}_2$  was used giving  $0.83\text{ nm}$   $\text{Al}_x\text{O}_y\text{N}_z / 1.71\text{ nm}$   $\text{ZrO}_2$ .

**DC results:** DC characteristics were measured on large gate-footprint devices ( $L_{GM} = 1.2\text{ }\mu\text{m}$ ). Measurements were made from  $V_{DS} = 0.1\text{ V}$  to  $1.0\text{ V}$ . Fig. 2 shows the transfer and output characteristics of a  $L_g = 40\text{ nm}$ ,  $(0\bar{1}1)$  device. Peak  $g_m = 2.4\text{ mS}/\mu\text{m}$ ,  $I_{on} > 1.4\text{ mA}/\mu\text{m}$ .  $I_{off} = 6\text{ nA}/\mu\text{m}$  and  $2\text{ }\mu\text{A}/\mu\text{m}$  while minimum subthreshold slope  $SS_{min}$  is  $122\text{ mV}/\text{dec}$  and  $252\text{ mV}/\text{dec}$  for  $V_{DS} = 0.1\text{ V}$  and  $0.5\text{ V}$  respectively. Long gate length ( $1\text{ }\mu\text{m}$ )  $SS_{min} = 69\text{ mV}/\text{dec}$  at  $V_{DS} = 0.1\text{ V}$  and  $I_G < 4\text{ nA}/\mu\text{m}^2$  at  $V_{DS} = 0.5\text{ V}$  for all devices. Two sets of TLMs are used to measure  $R_S$ . One measures the N+ film resistance  $R_N$  and ohmic contact resistance  $R_C$  while the other measures  $R_L$  and  $R_A$ . The measured values are  $R_C = 6.5\text{ }\Omega\cdot\mu\text{m}$ ,  $R_N = 7.5\text{ }\Omega\cdot\mu\text{m}$ ,  $R_A = 49.4\text{--}54.5\text{ }\Omega\cdot\mu\text{m}$  (orientation dependent),  $R_L = 11.4\text{ }\Omega\cdot\mu\text{m}$ , for total  $R_S = 75\text{--}80\text{ }\Omega\cdot\mu\text{m}$ . Extrapolating  $R_{on}$  to zero- $L_g$  for  $V_{GS} = 0.4\text{--}0.7\text{ V}$  gives  $R_{on}(0) = 226\text{--}261\text{ }\Omega\cdot\mu\text{m}$ . Lin *et al.* showed that extrapolated  $R_{on}$  in scaled III-V FETs contain a significant ballistic resistance  $R_{ballistic}$  component, which can explain the discrepancy in  $R_{S,TLM}$  and  $R_{on}(0)$  [4].

**RF results:** S-parameters were measured from  $250\text{ MHz}$  to  $67\text{ GHz}$  using on-wafer probing and  $-27\text{ dBm}$  port power. Prior to measurement off-wafer load-reflect-reflect-match calibration was done. On-wafer open and short-circuit pad parasitics were de-embedded where the order of pad extraction only minimally changes the transistors 2-port parameters. This paper quotes the more conservative extraction. Devices are two finger,  $W_g = 10\text{ }\mu\text{m}$  for total gate periphery of  $20\text{ }\mu\text{m}$ .  $f_t, f_{max}$  are determined by fitting the  $-20\text{ dB}/\text{dec}$  roll off of current gain  $H_{21}$  and unilateral power gain  $U$  from  $10\text{--}50\text{ GHz}$  and  $30\text{--}45\text{ GHz}$  respectively. Contour plots of  $f_t, f_{max}$ ,  $H_{21}$  fit, and  $U$  fit for a  $L_g = 40\text{ nm}$   $(0\bar{1}1)$  device are shown in Fig. 3. The small signal equivalent circuit (SSEC) used to fit the measured S-parameters of a  $L_g = 40\text{ nm}$   $(0\bar{1}1)$  device is illustrated in Fig. 4 as well as measured and modeled  $U$ ,  $H_{21}$ , and maximum stable and available gain (MSG/MAG). Like [2] and [3], a series L-R network is used to describe the parasitic bipolar current gain observed at low frequencies due to breakdown at the drain-edge. The fitted L/R time constant ( $\tau_p$ ) is  $33\text{ ps}$ , consistent with [2].

An  $L_g$  series of SSEC parameters, determined by automatic fitting based on [5], is shown in Fig. 5. Balanced  $f_t, f_{max}$  at short  $L_g$  was realized by reducing  $R_G \leq 10\text{ }\Omega$  by overdeveloping the T-Gate foot at the expense of large  $C_{GS}$  and  $C_{GD}$ .  $C_{GS} \geq 0.75\text{ fF}/\mu\text{m}$  and  $C_{GD} \geq 0.25\text{ fF}/\mu\text{m}$  severely limit  $f_t, f_{max}$ . High peak  $g_{m,e} \geq 2.70\text{ mS}/\mu\text{m}$  and extremely low  $g_{ds,e} \leq 0.20\text{ mS}/\mu\text{m}$  are observed for most measured devices. Extracted  $R_S = 95\text{--}110\text{ }\Omega\cdot\mu\text{m}$ , corresponding to peak  $g_{m,i} = 4.28\text{ mS}/\mu\text{m}$  and  $g_{ds,i} = 0.27\text{ mS}/\mu\text{m}$  [6] or  $g_{m,i} = 4.2\text{ mS}/\mu\text{m}$  and  $g_{ds,i} = 0.26\text{ mS}/\mu\text{m}$ , by SSEC modeling, for  $L_g = 40\text{ nm}$  at  $V_{DS} = 0.7\text{ V}$ ,  $V_{GS} = 0.3\text{ V}$ . The extremely high  $g_m$  and low  $g_{ds}$  suggest that MOS-HEMTs can achieve  $f_t, f_{max}$  in excess of  $700\text{ GHz}$ , similar to [1] and [7] if  $C_{GS,p}$  and  $C_{GD,p}$  can be reduced. Most state-of-art HEMTs use self-aligned processes that limit  $C_{GS,p}$  and  $C_{GD,p}$  by eliminating gate overlap. Egard *et al.* demonstrated a self-aligned, regrown MOSFET process that can be adapted to the double regrowth MOS-HEMT process used here, providing a possible pathway forward [8].

**Conclusions:** Improved  $R_S$  was accomplished by thinning  $t_{Link}$  and increasing  $N_\delta$  while  $g_m$  was increased by reducing  $t_{ins}$  and increasing  $t_{ch}$ . Balanced  $f_t$  and  $f_{max}$  were realized by reducing  $R_G$ . Exceptionally high  $g_{m,e} = 2.90\text{ mS}/\mu\text{m}$  was demonstrated while simultaneously demonstrating extremely low  $g_{ds,e} = 0.18\text{ mS}/\mu\text{m}$ .  $C_{GS}$  and  $C_{GD}$  in excess of  $0.75\text{ fF}/\mu\text{m}$  and  $0.25\text{ fF}/\mu\text{m}$  limit high-frequency performance. A self-aligned process is needed to address parasitic capacitances and misalignment concerns.

[1] H. B. Jo, et al., Appl. Phys. Express, 2019.

[3] B. Markman, et al., IEEE J. of Electron Devices Soc., 2020.

[5] S. Lee, et al., IEEE Microw. Guid. Wave Lett., 1997.

[7] X. Mei, et al., IEEE Electron Devic Lett., 2015.

[2] J. Wu, et al., IEEE Electron Devic Lett., 2018.

[4] J. Lin, et al., IEEE Trans. Elec. Dev., 2016.

[6] S. Y. Chou and D. A. Antoniadis, IEEE Trans. Elec. Dev., 1987.

[8] M. Egard et al., IEEE Electron Devic Lett., 2012.




Fig. 1. Cross-sectional TEM of (a) recessed source-drain device (b) intrinsic region of recessed source-drain device (c) intrinsic region of removed link device




Fig. 2. (a) Transfer and (b) output characteristics of large gate footprint  $L_g = 40$  nm ( $0\bar{1}1$ ) conduction device




Fig. 3. High frequency FOM contours and extrapolated FOMs at peak  $f_t$  bias




Fig. 4. (a) common-source SSEC of  $L_g = 40$  nm ( $0\bar{1}1$ ) conduction device and (b) measured/ modeled S-parameters




Fig. 5. Gate length series of extracted common-source SSEC elements where circles are ( $0\bar{1}1$ ) and squares are ( $0\bar{1}\bar{1}$ ) conduction (a)  $f_t, f_{max}$  determined by extrapolation (b)  $C_{GS}, C_{GD}$  (c)  $R_G$  (d)  $g_{m,e}, g_{d,s,e}$