





$$\Delta Q_{\text{base}} = (\tau_b + \tau_c) I_C = \frac{(\tau_b + \tau_c) I_{dc}}{\Delta V_{LOGIC}} \Delta V_{LOGIC}$$

Large-signal diffusion capacitance reduced by ratio of

$$\left(\frac{\Delta V_{LOGIC}}{kT/q}\right)$$
, which is ~ 10:1

Depletion capacitances see no such reduction

ird Workshop on the Fabrication, Characterization, and Applications of 6.1 Å III-V Semiconductors, 31 July - 2 August 2001, Snowbird, Utal





ird Workshop on the Fabrication, Characterization, and Applications of 6.1 Å III-V Semiconductors, 31 July - 2 August 2001, Snowbird, Utal

 $\frac{C_{cb}\Delta V_{LOGIC}}{I_{c}} = \left(\epsilon A_{collector} / T_{c} \right) \left(\Delta V_{LOGIC} / I_{c} \right) = \frac{1}{2} \frac{\Delta V_{LOGIC}}{I_{c}}$

Collector capacitance charging time is reduced by thinning the collector while increasing current

Collector Depletion Layer Collapse $V_{cb} + \phi > + (qN_d - J/v_{sat})(x_d^2/2\varepsilon)$

 $\Rightarrow J_{\text{max}} - J_{\text{min}} = 4\mathcal{E}v_{sat}(V_{cb} + \phi) / x_d^2$

 $2\left(V_{CB}+\phi\right)$

68.4%

12.3%

2.5%

0.1%

16.7%

100.0

