InGaAs–InP DHBTs for Increased Digital IC Bandwidth Having a 391-GHz f_{τ} and 505-GHz f_{max}

Z. Griffith, M. Dahlström, M. J. W. Rodwell, *Fellow, IEEE*, X.-M. Fang, D. Lubyshev, Y. Wu, J. M. Fastenau, and W. K. Liu, *Senior, IEEE*

Abstract—InP-In_{0,53}Ga_{0,47}As-InP heterojunction double bipolar transistors (DHBT) have been designed for use in high bandwidth digital and analog circuits, and fabricated using a conventional mesa structure. These devices exhibit a maximum 391-GHz $f_{ au}$ and 505-GHz $f_{ ext{max}}$, which is the highest $f_{ au}$ reported for an InP DHBT—as well as the highest simultaneous f_{τ} and $f_{\rm max}$ for any mesa HBT. The devices have been aggressively scaled laterally for reduced base-collector capacitance $C_{\rm cb}$. In addition, the base sheet resistance ρ_s along with the base and emitter contact resistivities ρ_c have been lowered. The dc current gain β is \approx 36 and $V_{\rm BR,CEO} = 5.1$ V. The devices reported here employ a 30-nm highly doped InGaAs base, and a 150-nm collector containing an InGaAs-InAlAs superlattice grade at the base-collector junction. From this device design we also report a 142-GHz static frequency divider (a digital figure of merit for a device technology) fabricated on the same wafer. The divider operation is fully static, operating from $f_{\rm clk}\,=\,3$ to 142.0 GHz while dissipating ≈ 800 mW of power in the circuit core. The circuit employs single-buffered emitter coupled logic (ECL) and inductive peaking. A microstrip wiring environment is employed for high interconnect density, and to minimize loss and impedance mismatch at frequencies >100 GHz.

Index Terms—Heterojunction bipolar transistor (HBT).

I. INTRODUCTION

D EVELOPMENT of digital logic and mixed-signal systems operating at higher clock speeds and bandwidth require continued improvement in transistor performance [1], [2]. Target heterojunction bipolar transistor (HBT) specifications for 160 Gb/s systems include an f_{τ} and f_{max} higher than 440 GHz, a breakdown voltage exceeding 3 V, operating current density greater than 10 mA/ μ m² at a base–collector voltage $V_{cb} = 0.0$ V, and low base–collector capacitance $(C_{cb}/I_c < 0.5 \text{ ps/V})$ [3]. When designing an HBT for use in emitter coupled logic (ECL), it should be done with emphasis on minimizing the major delay term $\tau = C_{cb}\Delta V_{logic}/I_c$, where $\Delta V_{logic} \approx 300$ mV for ECL. If the operating point for

Manuscript received August 20, 2004; revised November 2, 2004. This work was supported by the Office of Naval Research under Contracts N00014-01-1-0024 and N0001-40-4-10071, and by DARPA under the TFAST Program N66001-02-C-8080. The review of this letter was arranged by Editor T. Mizutani.

Z. Griffith and M. J. W. Rodwell are with the Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106 USA (e-mail: griffith@ece.ucsb.edu).

M. Dahlström was with the Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106 USA. He is now with IBM Microelectronics Semiconductor Research and Development Center, Essex Junction, VT 05452 USA.

X.-M. Fang, D. Lubyshev, Y. Wu, J. M. Fastenau, and W. K. Liu are with IQE Inc., Bethlehem, PA 18015 USA.

Digital Object Identifier 10.1109/LED.2004.840715

these devices can be maintained at the Kirk threshold current density J_{Kirk} for the respective V_{cb} (the bias for which the electric field at the base-collector junction becomes zero), the delay $C_{\rm cb}\Delta V_{\rm logic}/I_c$ scales proportionally to the collector thickness, T_c . To increase digital circuit speed, the collector must be thinned, but as $J_{\rm Kirk} \propto T_c^{-2}$, the collector should not be thinned to where the voltage drop on the emitter parasitic resistance $\Delta V_{\text{parasitic}} = I_e \cdot R_{\text{ex}} \cong J_{\text{Kirk}} \cdot \rho_c \propto T_c^{-2}$ becomes a significant portion of ΔV_{logic} . Recently fabricated state-of-the-art InP DHBTs with a 150-nm collector used in digital benchmark circuits [4] have an emitter $\rho_c \approx 20 \,\Omega \cdot \mu m^2$ and operate at $J_e \approx 6 \text{ mA}/\mu\text{m}^2$ —producing a $\Delta V_{\text{parasitic}} \approx 120$ mV. As the collector is thinned to 100 nm, J_{Kirk} will increase to >10 mA/ μ m² and without reductions to ρ_c , $\Delta V_{\text{parasitic}}$ will be >200 mV—a considerable fraction of ΔV_{logic} , and circuit bandwidth will suffer. By simultaneously thinning the collector and reducing the emitter contact resistance ρ_c , device and circuit bandwidth will increase.

In addition to vertical scaling of the collector thickness, lateral scaling of the base and collector junctions is necessary to reduce delays associated with $R_{\rm bb}$ and $C_{\rm cb}$. For our mesa HBT process, this scaling is limited by alignment registration tolerance and by the ohmic transfer length L_T of the base contact. The minimum base contact width W_B feasible in our laboratory is 0.3 μ m based on typical base contact resistivity and collector undercut. Scaling W_B any further than this will increase $R_{\rm bb,cont} \propto \coth(W_B/L_T)$ at a rate greater than the reduction of $C_{\rm cb} \propto W_B$, and the device and circuit performance overall will be poorer.

Prior to this letter, the highest f_{τ} reported for an InP DHBT was 370 GHz with an f_{max} of 459 GHz [5], having a 30-nm base and 150-nm collector. The highest reported f_{max} for a mesa HBT is 519 GHz, with a 252 GHz f_{τ} [6], having a 40-nm base and 150-nm collector. Here we report a 391-GHz f_{τ} and 505-GHz f_{max} InP DHBT—the highest f_{τ} reported for such a device.

II. DESIGN, GROWTH, AND FABRICATION

The epitaxial material was grown by commercial vendor IQE Inc. on a 3-in SI-InP wafer and the HBTs were fabricated in an all wet etch, standard triple mesa process. The device layer structure is similar to that reported in [7] and details of the base and collector design are given in [8]. The improvements in the device design here compared to [5] include the use of an indium rich InGaAs emitter cap doped at $3 \cdot 10^{19}$ cm⁻³ for reduced emitter contact resistance, and slightly reduced base doping



Fig. 1. Schematic of static frequency divider with design details—including the values of circuit load resistance R_L , peaking inductance L_{peak} , and the emitter junction areas A_{je} .

≶R_{data}

 $Q6 = 0.6 \text{ x} 5.25 \text{ um}^2$

combined with the use of benzocyclobutene (compared to polyimide for [5], [8]) for device passivation to increase dc current gain β . This lighter doping also brings with it an increased hole mobility μ_p , producing an overall increased doping-mobility product and, hence, lower base sheet resistance— $\mu_p \approx 52$ and 61 cm²/V·s for a 8 · 10¹⁹ – 5 · 10¹⁹ cm⁻³ [5], [8] and 7 · 10¹⁹ – 4 · 10¹⁹ cm⁻³ doping grade, respectively.

The static frequency divider is a master-slave flip-flop with the output cross-coupled to the input to generate $f_{\rm clk}/2$ frequency division of the clock source (Fig. 1). The divider design techniques are similar to those reported in [4], with details provided in Fig. 1. Thin-film dielectric microstrip wiring is employed by the RF device test structures and circuit interconnects for its predictable characteristics, controlled impedance, and reduced line coupling at very high frequencies within dense mixed-signal ICs. This is realized by placing 3.5 μ m of benzocyclobutene (BCB) above the signal interconnects (M1) and using the top-most interconnect layer (M3) as a large ground plane.

III. RESULTS

Standard transmission line measurements (TLM) show the base $\rho_s \approx 564 \ \Omega$ and $\rho_c \approx 9.6 \ \Omega \cdot \mu m^2$, and the collector $\rho_s \approx 11.9 \ \Omega$ and $\rho_c \approx 5.4 \ \Omega \cdot \mu m^2$. Scanning electron microscope images of the TLMs were taken to account for variance between the photomask and fabricated spacings to ensure accurate extraction of ρ_s and ρ_c . The emitter ρ_c was determined from RF parameter extraction (Re $(Y_{12})^{-1} = R_{ex} + R_{bb}/\beta + (NkT)/(qI_c)$ and $\approx 10.1 \ \Omega \cdot \mu m^2$. This emitter ρ_c is consistent with other devices on the wafer with varying emitter dimensions. The HBTs have $\beta \approx 36$, a common-emitter breakdown voltage $V_{BR,CEO} = 5.1$ V (at $I_c = 50 \ \mu$ A), and a collector leakage current $I_{cbo} = 108$ pA (at $V_{cb, offset} = 0.3$ V). A plot of the common-emitter current–voltage (I–V) and Gummel characteristics are shown



Fig. 2. Common-emitter *I*–V characteristics and Gummel characteristics. Device junction dimensions $A_{je} = 0.6 \times 4.25 \ \mu m^2$, $A_{jc} = 1.3 \times 6.5 \ \mu m^2$.



Fig. 3. Measured microwave gains.

in Fig. 2. DC-50 GHz RF measurements were carried out after performing an off wafer line-reflect-reflect-match calibration on an Agilent 8510 XF network analyzer. An on-wafer open circuit pad structure identical to the one used by the devices was measured after calibration in order to de-embed this associated capacitance from the device measurements. A maximum 391-GHz $f_{ au}$ and 505-GHz $f_{
m max}$ (Fig. 3) at I_c = 13.1 mA and $V_{\rm ce}$ = 1.54 V ($V_{\rm cb}$ = 0.60 V, J_e = 5.17 $mA/\mu m^2$, $C_{cb}/I_c = 0.51$ ps/V) was determined from $|H_{21}|$ and Mason's unilateral gain |U|—extrapolated at -20 dB/dec using a single-pole fit to the small-signal hybrid- π equivalent circuit (Fig. 4) for the device. This device has a $0.6 \times 4.25 \ \mu m^2$ emitter semiconductor junction area A_{je} and a 0.3 μ m wide base contact width $-1.3 \ \mu m$ base mesa width, and collector to emitter mesa width ratio $W_c/W_e = 2.17$. Note that the $C_{\rm cbi}/C_{\rm cbx}$ ratio of the model is smaller than expected from geometry [9], [3] an effect which may be due in part to capacitance cancellation [10], [11], [3]. Peak f_{τ} and f_{max} is between $J_e = 5.0-5.5 \text{ mA}/\mu\text{m}^2$ at $V_{cb} = 0.6 \text{ V}$ for different HBTs on the wafer.

Divide by two measurements for clock frequencies ranging from 3 to 142.0 GHz were performed without the use of an input clock driver to the divider core. Because of this, an offset voltage $V_{\text{offset}} = -0.6$ V at all clock input devices is required to maintain their V_{cb} reverse biased while the clock signal is applied. All measurements took place without any surface cooling and with the wafer chuck temperature at 25 °C. The divider was clocked as low as 3 GHz ($P_{\text{clk}} \approx 13$ dBm) to demonstrate that



Fig. 4. Small-signal hybrid- π equivalent circuit model.



Fig. 5. Divider output spectrum at 71 GHz, $f_{\rm clk} = 142$ GHz. The measurement includes 17 dB of attenuation; not corrected in the output spectrum.

it is fully static. For measurements at 142 GHz, the synthesizer signal is quadrupled using a Virginia Diode (VDI) doubler chain with the output amplified and delivered on-wafer with a WR-05 wafer probe. The output spectrum of the divide by two operating at 142 GHz is shown in Fig. 5, and the signal drive power at the probe tip is ≈ 12 dBm. Sensitivity measurements were performed and the self-oscillation frequency is ≈ 84 GHz. Most HBTs in the circuit are biased closely to $J_{\rm Kirk} \cong J_{\rm design}$ for a minimum $C_{\rm cb}/I_c$ ratio [3], however, because the devices at the data level (Fig. 1, Q1, Q2) are biased at $I_{\rm bias} >> I_{\rm Kirk}$ due to a lower fabricated sheet resistance than designed for the biasing resistors ($\rho_{\rm sheet, fab} = 40 \ \Omega$ versus $\rho_{\rm sheet, design} = 50 \ \Omega$), circuit performance suffers compared to [4] and [12].

ACKNOWLEDGMENT

The authors wish to thank Dr. J. Hacker and Dr. M. Urteaga of the Rockwell Scientific Corporation for their assistance with the RF device measurements reported here and to Dr. N. Harff and J. Prairie of the Mayo Clinic Special Purpose Processor Development Group (SPPDG) for the testing of these dividers >113 GHz.

REFERENCES

- J. Zolper, "Challenges and opportunities for InP HBT mixed signal circuit technology," in *Proc. IEEE Int. Conf. Indium Phosphide Related Materials*, Santa Barbara, CA, May 12–16, 2003, pp. 8–11.
- [2] T. Enoki, E. Sano, and T. Ishibashi, "Prospects of InP-based IC technologies for 100-Gbit/s-class lightwave communications systems," *Int. J. High-Speed Electron. Syst.*, vol. 11, no. 1, pp. 137–158, 2001.
- [3] M. J. W. Rodwell, M. Urteaga, Y. Betser, D. Scott, M. Dahlström, S. Lee, S. Krishnan, T. Mathew, S. Jaganathan, Y. Wei, D. Mensa, J. Guthrie, R. Pullela, Q. Lee, B. Agarwal, U. Bhattacharya, and S. Long, "Scaling of InGaAs–InAlAs HBTs for high speed mixed-signal and mm-wave ICs," *Int. J. High Speed Electron. Syst.*, vol. 11, no. 1, pp. 159–215, 2001.
- [4] Z. Griffith, M. Dahlström, M. J. W. Rodwell, M. Urteaga, R. Pierson, P. Rowell, B. Brar, S. Lee, N. Nguyen, and C. Nguyen, "Ultra high frequency static dividers >150 GHz in a narrow mesa InGaAs/InP DHBT technology," in *Proc. IEEE Bipolar/BiCMOS Circuits Technology Meeting*, Montreal, QC, Canada, Sep. 13–14, 2004, pp. 176–179.
- [5] Z. Griffith, M. Dahlström, M. Urteaga, and M. J. W. Rodwell, "In-GaAs/InP mesa DHBTs with simultaneously high f_{τ} and f_{max} , and low C_{cb}/I_c ratio," *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 250–252, May 2004.
- [6] D. Sawdai, P. C. Chang, V. Gambin, X. Zeng, J. Yamamoto, K. Loi, G. Leslie, M. Barsky, A. Gutierrez-Aitken, and A. Oki, "Planarized InP–In-GaAs hetrojunction bipolar transistors with $f_{\rm max} > 500$ GHz," in *Proc. Device Research Conf.*, Notre Dame, IN, Jun. 21–23, 2004.
- [7] M. Dahlström, Z. Griffith, M. Urteaga, M. J. W. Rodwell, X.-M. Fang, D. Lubyshev, Y. Wu, J. M. Fastenau, and W. K. Liu, "InGaAs/InP DHBTs with >370-GHz f_τ and f_{max} using a graded carbon-doped base," in *Proc. Device Research Conf.*, Salt Lake City, UT, Jun. 23–25, 2003.
- [8] M. Dahlström, X.-M. Fang, D. Lubyshev, M. Urteaga, S. Krishnan, N. Parthasarathy, Y. M. Kim, Y. Wu, J. M. Fastenau, W. K. Liu, and M. J. W. Rodwell, "Wideband DHBTs using a graded carbon-doped InGaAs base," *IEEE Electron Device Lett.*, vol. 24, no. 7, pp. 433–435, Jul. 2003.
- [9] M. Vaidyanathan and D. L. Pulfrey, "Extrapolated f_{max} of heterojunction bipolar transistors," *IEEE Trans. Electron Devices*, vol. 46, no. 2, pp. 301–309, Feb. 1999.
- [10] L. Camnitz, S. Kofol, T. Low, and S. R. Bahl, "An accurate, large signal, high frequency model for GaAs HBTs," in *Proc. IEEE Gallium Arsenide Integrated Circuit (GaAsIC) Symp.*, Nov. 3–6, 1996, pp. 303–306.
- [11] Y. Betser and D. Ritter, "Reduction of the base-collector capacitance in InP-InGaAs heterojunction bipolar transistors due to electron velocity modulation," *IEEE Trans. Electron Devices*, vol. 46, no. 4, pp. 628–633, Apr. 1999.
- [12] G. He, J. Howard, M. Le, P. Partyka, B. Li, G. Kim, R. Hess, R. Bryie, R. Lee, S. Rustomji, J. Pepper, M. Kail, M. Helix, R. Elder, D. Jansen, N. Harff, J. Prairie, E. Daniel, and B. Gilbert, "Self-aligned InP DHBT with f_{τ} and f_{max} over 300 GHz in a new manufacturable technology," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 520–522, Aug. 2004.