C_{BC} Reduction in InP Heterojunction Bipolar Transistor with Selectively Implanted Collector Pedestal

Yingda Dong, Zach Griffith, Mattias Dahlström, and Mark J.W. Rodwell

Department of Electrical and Computer Engineering University of California at Santa Barbara, Santa Barbara, CA 93106 Phone: (805) 893-3812 Fax: (805) 893-8714 Email: <u>vingda@ece.ucsb.edu</u>

The base-collector junction capacitance (C_{bc}) is a key factor limiting HBT's high frequency performance. To reduce C_{bc} , we report an HBT structure with a collector pedestal under the HBT's intrinsic region by using selective ion implantation and MBE regrowth (Fig.1), the first such structure reported in III-V HBTs. It is designed so that the depleted collector thickness in HBT's extrinsic region is much larger than the depleted collector thickness in HBT's extrinsic region is much larger than the depleted collector thickness in HBT's extrinsic region is much larger than the depleted collector thickness in HBT's extrinsic region is much larger than the depleted collector thickness in HBT's extrinsic region is much larger than the depleted collector thickness in HBT's intrinsic region, and therefore substantially reducing the extrinsic base-collector capacitance. Although C_{bc} can also be reduced by forming a narrow N+ subcollector stripe lying under the emitter^[1], such structures can have large collector access resistance Rc arising from long, narrow N+ layer. The collector pedestal structure, however, does not significantly increase collector access resistance relative to a standard mesa structure, and is consequently the approach most widely employed in Si/SiGe technology. We had earlier reported collector pedestal HBTs with low leakage and good DC characteristics ^[2]; here we report devices with the expected large reduction in C_{bc} .

Fig. 2 shows the fabrication process. The subcollector template was grown by MBE and consisted of a 2000Å n+ InP subcollector layer, a 50Å InGaAs n+ subcollector contact layer, a 1800Å undoped InP collector pedestal layer, and a 500Å undoped InGaAs sacrificial cap layer. After the growth of this template, tungsten alignment marks were formed and a 0.8µm thick PECVD SiN implant mask was defined. The implant window width was varied in a series of devices to study the effectiveness of the selectively implanted collector pedestal for C_{BC} reduction. ²⁸Si was then implanted at 110KeV with a dose of 8×10^{13} cm⁻² at 200°C and annealed at 750°C for 10 sec for dopant activation. The InGaAs sacrificial layer was then removed and the p-type deltadoping layer, collector drift layer, base, and emitter were regrown by MBE (Table1). Due to the n-type charge accumulation at the regrowth interface between InP layers, for HBTs directly regrown on collector pedestal layers, the extrinsic base-collector region could not be fully depleted until a high reverse bias voltage higher (>2V) was applied.^{[2],[3]} This was successfully corrected by inserting 40Å carbon-doped InGaAs delta-doping layer on the regrowth interface, which led the 1800Å collector pedestal layer fully depleted at a reverse bias less than 0.5V (Fig. 3). As a result the collector depletion region above the collector pedestal was 900 Å thick, while outside the pedestal the depletion layer was 2700Å thick. After MBE regrowth, triple-mesa HBTs were fabricated using optical lithography and wet etching.

Fig. 4(a) shows the Gummel characteristics of a $0.4 \times 7 \ \mu m^2$ device, measured with 0.3V collector-base reverse bias so that the base-collector junction leakage I_{cbo} could be observed. Fig. 4(a) indicates I_{cbo}~0.5 nA. Fig. 4(b) shows the common-emitter I-V curves of the same device, measured from 0-10 mA / μm^2 current density. The breakdown voltage V_{CEO} is 5.5V, which is exceptionally high for a device with 900Å collector. This high breakdown can be attributed to the buried collector pedestal structure which eliminates the high surface state density on the N- collector mesa sidewalls, normally being the dominant factor limiting device's breakdown voltage. The microwave 2-port parameters were characterized and the total base-collector capacitance C_{BC} determined from Y₁₂. Fig. 5 shows the measured C_{BC} as a function of J_C at V_{CB}=0.3V for devices with different collector pedestal width. As expected, C_{BC} decreased as the collector pedestal width became smaller. Compared to the HBT with 2.1µm wide collector pedestal under the base mesa, which was equivalent to a conventional mesa HBT with 900Å collector, the HBT with 1.0µm wide collector pedestal achieved nearly 40% C_{BC} reduction. From the variation of C_{bc} with pedestal width, it is determined that the pedestal is 300 nm wider than the implant mask width.

In conclusion, a new InP HBT structure with a selectively implanted collector pedestal has been demonstrated. The present results exhibit excellent DC characteristics including extremely low I_{cbo} and high breakdown voltage V_{CEO} . Total base-collector capacitance was successfully reduced by 40%.

M. Sokolich, *et al*, 'InP HBT Integrated Circuit Technology with Selectively Implanted Subcollector and Regrown Device Layers', 25th IEEE GaAsIC Symposium.

- [2] Y. Dong, et al, 'InP Heterojunction Bipolar Transistor with a Selectively Implanted Collector Pedestal', Proceedings of 2003 International Semiconductor Device Research Symposium, pp. 348-349, December 10-12, Washington, D.C
- [3] Y. Dong, *et al*, 'Compensation of Interfacial Charges at the Regrowth Interface between InP Layers', submitted to Electronic Materials Conference, 2004



Fig. 1 Schematic cross-section of the HBT with selectively implanted collector pedestal.





Fig. 2 Fabrication steps: (a) implant window definition and Si ion implant, (b) implant mask removal and HT annealing, (c) HBT structure regrowth, (d) triple-mesa HBT fabrication.



Fig. 3 C-V measurements across the basecollector junction of large-area test devices with and without p-type InGaAs compensating layer



Fig. 4 (a)Gummel plots and (b) Common Emitter characteristics and of an HBT with $0.4 \times 7 \ \mu m^2$ emitter



Fig. 5 C_{BC} dependence on J_C for devices with different collector pedestal width

Layer	Material	Thickness (Å)	Doping (cm ⁻³)
Cap	In G a A s	400	Si:2x10 ¹⁹
Emitter	In P	1000	Si: 2x10 ¹⁹
	In P	100	Si: 8x10 ¹⁷
	In P	400	Si: 3x10 ¹⁷
Base	In G a A s	300	C: 6x1019
Collector	In G a A s	200	Si: 3.6x10 ¹⁶
	In G a A s/In A lA s	240	Si: 3.6x10 ¹⁶
	In P	30	Si: 3x10 ¹⁸
	In P	430	Si: 3.6x10 ¹⁶
	In G a A s	40	C: 5x10 ¹⁵

Table 1 Parameters of the HBT epitaxial layers grown above the collector pedestal layer.