

Strained layer superlattices for dislocation reduction in III-V on V-groove patterned (001) silicon

Bei Shi,^{*,1} Lei Wang,¹ Aidan Taylor,² Simone Suran Brunelli,¹ and Jonathan Klamkin¹

¹Department of Electrical and Computer Engineering, University of California Santa Barbara, United States of America

²Materials Department, University of California Santa Barbara, United States of America

We investigate the effects of $\text{In}_x\text{Ga}_{1-x}\text{As}$ -based strained layer superlattices (SLSs) on dislocation filtering for high quality GaAs and InP epitaxially grown on V-groove patterned on-axis (001) Si substrates. With the systematically optimized SLSs, a defect density of $9.1 \times 10^6 \text{ cm}^{-2}$ was demonstrated using large-area electron channeling contrast imaging (ECCI) for characterization. The interaction between the strain field of the SLSs with threading dislocations (TDs) is evaluated by scanning transmission electron microscopy (STEM). Meanwhile, the InGaAs/InP SLSs were utilized to reduce the surface dislocation density for a larger lattice mismatched InP on V-grooved Si (IoVS) with GaAs as an intermediate buffer. A defect density $1.82 \times 10^8 \text{ cm}^{-2}$ was demonstrated, which is a factor of three lower than the same thickness IoVS template without any SLS insertion.