# ECE594A Winter 2005 Mixed Signal Electronics

Prof. Steve Long 2231F Engineering Sciences Building xanadu.ece.ucsb.edu/~long long@ece.ucsb.edu

Technology Overview

 A. Materials
 B. MOSFET Scaling trends
 C. Implications of CMOS scaling to mixed signal IC design
 D. SiGe BiCMOS

2. Data conversion circuits
A. Track/Hold circuits
B. D/A converters
C. A/D converters

Data transmission circuits 3. A. Clock generation and recovery **B.** Frequency generation PLL, DLLs C. Phase noise and jitter D. Serial data transmission circuits (SERDES)

Now, it's your turn. Two options:

- 1. Review and present journal paper(s)
  - 1. Topic of your choice must be approved
  - 2. 20 minute presentation
  - 3. Facilitate discussion in class
  - 4. Paper must be available at least 2 days ahead of time.

- 2. Design project on data conversion or transmission circuit
  - 1. 0.18 um public domain CMOS
  - 2. (or your favorite technology you provide model parameters)
  - 3. Submit a proposal
  - 4. No layouts
  - 5. ADS, MATLAB, HSPICE available.
  - 6. 20 minute presentation required

# Course grading

### Case 1:

<ul> <li>Paper presentation</li> </ul>	40%
<ul> <li>Midterm</li> </ul>	40%
<ul> <li>Homework</li> </ul>	20%
Case 2:	
<ul> <li>Design Project</li> </ul>	50%
<ul> <li>Midterm</li> </ul>	35%
<ul> <li>Homework</li> </ul>	15%

## Lecture 1

## > High Speed IC Technology Comparisons

- Materials
- Devices
- Scaling trends
- Performance trends


# **Compare Materials**

Semiconductor transport properties:

 compare Si, SiGe, and III-Vs

 Heterojunctions
 Substrates

## **Elements**



# Substrate material properties

Material	Thermal conductivity	Dielectric constant	Wafer size	Electrical conductivity	Cost
Silicon	1.45 W/cm-K	11.7	300mm	n or p	Low
GaAs	0.45	13.1	100- 150	n, p, or semi-ins.	Mediu
InP	0.68	12.4	50-100	N, p, or semi-ins.	High
Sapphire	0.42	9.4	200	Insulating	Low
SiC	3.0 – 3.8	9.8	50-75	N, p, or semi-ins.	VERY high

S. Long, Compound Semiconductor IC Symposium 2004 Primer Course

# **Elemental Semiconductor: Si**

- Workhorse of the industry
  - Great substrates, oxide, metallization systems
  - Excellent density of devices, interconnect
  - High thermal conductivity
- Limited in transport properties
  - $-Ve_{sat} \cong 1 \ x \ 10^7 \ @ \ 10^5 \ V/cm$ 
    - Limits  $f_T$  of device

 $\mu_e \cong 1400 \text{ cm}^2\text{/V-s} \quad \mu_h \cong 300 \text{ cm}^2\text{/V-s}$ 


- Increases access resistances
- Strained layers improve however

# Improving Si: SiGe

- Overcoming transport limitations
  - Extremely short gate lengths < 60 nm</p>
    - $f_T > 150 \text{ GHz}$   $f_{max} > 200 \text{ GHz}$  (SOI)
    - Strained Si channel increases mobility
  - Narrow base widths + doping gradients
    - Transport improves but access resistance (R<sub>bb</sub>) degrades
  - Silicon-Germanium base
    - Graded bandgap quasi-electric field: reduces  $\tau_{\rm b}$
    - Higher hole mobility helps reduce R<sub>bb</sub>
    - Retains most of processing advantages of Si


# Why III – Vs?

- Transport: high electron velocities
  - $-In_{0.47}Ga_{0.53}As: v_{sat} \cong 2.7 \times 10^7 \text{ cm/s}$
  - Reduces transit time, increases  ${\rm f}_{\rm T}$
- Optoelectronic properties
  - Many direct bandgap compounds available
  - Lasers, LEDs
- Heterojunctions
  - Allow bandgap engineering!




S. Long, Compound Semiconductor IC Symposium 2004 Primer Course

#### Recall Bandstructure of Si/SiGe in k-space




S. Long, Compound Semiconductor IC Symposium 2004 Primer Course

### Bandstructure of GaAs




S. Long, Compound Semiconductor IC Symposium 2004 Primer Course

### Bandstructure of GaAs




S. Long, Compound Semiconductor IC Symposium 2004 Primer Course

#### Bandstructure of GalnAs (base & SHBT collector)



S. Long, Compound Semiconductor IC Symposium 2004 Primer Course

### Bandstructure of InP for DHBTs




S. Long, Compound Semiconductor IC Symposium 2004 Primer Course

#### Semiconductor Material Parameters (T = 300 K and "weak doping" limit)

Semiconductor	E <sub>G</sub> (eV)	ε <sub>r</sub>	Electron Mobility (cm²/V-sec)	Hole Mobility (cm²/V-sec)	Peak Electron Velocity (cm/sec)
Si (bulk)	1.12	11.7	1,450	450	N.A.
Ge	0.66	15.8	3,900	1,900	N.A.
InP	1.35 D	12.4	4,600	150	2.1 × 10 <sup>7</sup>
GaAs	1.42 D	13.1	8,500	400	2 × 10 <sup>7</sup>
Ga <sub>0.47</sub> In <sub>0.53</sub> As	0.78 D	13.9	11,000	200	$2.7 imes10^7$
InAs	0.35 D	14.6	22,600	460	4 × 10 <sup>7</sup>
Al <sub>0.3</sub> Ga <sub>0.7</sub> As	1.80 D	12.2	1,000	100	
AIAs	2.17	10.1	280		
Al <sub>0.48</sub> In <sub>0.52</sub> As	1.92 D	12.3	800	100	

(In bandgap energy column the symbol "D" indicates direct bandgap, otherwise, it is indirect bandgap)




S. Long, GaAs IC Symposium 2002 Primer Course

# Heterojunctions

#### Widely used in III-V's to enhance performance

#### The Central Design Principle for Heterostructures [1]

"Heterostructures use energy gap variations in addition to electric fields as forces acting on holes and electrons to control their distribution and flow."



[1] H. Kroemer, "Heterostructure Bipolar Transistors and Integrated Circuits," Proc. IEEE 70 (1) pp. 13-25, 1982.S. Long, Compound Semiconductor IC Symposium 2004 Primer Course

# Heterojunctions


- Provide:
  - -Carrier Confinement
    - quantum wells
    - 2D electron and hole gas structures
  - -Bandgap grading
    - Quasi-electric fields reduce transit times
  - -Optical Confinement
    - index grading
    - stepped index

# Heterojunctions

## Technology

- Growth
  - MBE or MOCVD
- Lattice Matching
  - limits possible combinations of materials
  - BUT: elastic strain (pseudomorphic) can be tolerated
  - lattice mismatch x thickness = constant

### Bandgap Energy vs. Lattice Constant



From S. Long, D. Estreich, C. Chang, M. Venkataraman, "Compound Semiconductor Digital IC Technology," Chap. 69, in VLSI Handbook, CRC Press, 2000.

# So, what's the downside?

- Poor thermal conductivity compared with Si
- Low ρ contacts are more difficult
- Process technology is comparatively primitive
  - Substrate size
  - Low device and interconnect density
- Transit time is only one part of the problem
  - Digital: RC time constants generally dominate
  - Analog:  $f_{max}$  is usually more important than  $f_T$

## Compare InP and SiGe HBTs

ParameterInP/InGaAscollector electron velocity3E7 cm/sbase electron diffusivity40 cm²/sbase sheet resistivity500 Ohmcomparable breakdown fields

Si/SiGe 1E7 cm/s ~2-4 cm<sup>2</sup>/s 5000 Ohm benefit (simplified) lower  $\tau_c$ , *higher J* lower  $\tau_b$ lower  $R_{bb}$ 

*Consequences*, if comparable scaling & parasitic reduction:

- ~3:1 higher bandwidth at a given scaling generation
- ~3:1 higher breakdown at a given bandwidth

#### Problem for InP: SiGe has much better scaling & parasitic reduction

#### Technology comparison today:

Production SiGe and InP have comparable speed SiGe has much higher density and integration scale

## **Materials Summary**

Material transport properties

- better v<sub>sat</sub> for electrons in III-V
- performance edge when speed or bandwidth are the main goals

Heterojunctions add to device performance


- holes and electrons can be independently controlled
- lowest noise FETs, highest f<sub>T</sub>, f<sub>max</sub> HBTs and HEMTs

#### > Process

- linewidths, circuit densities also critical
- Si and SiGe has huge advantages here


## What makes a transistor fast?

Decrease transit time
 Reduce access resistance
 Decrease RC delays
 Figures of Merit do not necessarily predict performance for every circuit application



**CHARGE CONTROL PRINCIPLE**: A charge  $Q_C$  on the control electrode can at most introduce an equal charge in the transport region. In symbols,  $-Q_{ch} \leq Q_C$ 

### Introduction of "charge control" time constants




We have introduced two time constants:  $\tau$  and  $\tau_r$ 

### **Consider the transconductance -- g**<sub>m</sub>

By definition  $g_m$  is

$$\begin{split} g_m &= \frac{-\Delta i_{out}}{\Delta v_{in}} \\ \text{But capacitance } C_i &= \frac{\Delta Q_c}{\Delta v_{in}} \\ \text{Output current } \Delta i_{out} &= \frac{-\Delta Q_c}{\tau_r} \\ \text{Hence, we get } g_m &= \frac{C_i}{\tau_r} \\ \end{split}$$

#### **Maximizing Active Device Transconductance (g<sub>m</sub>)**



(1) Transit time τ<sub>r</sub> depends upon
 a. Charge carrier velocity (material dependent)
 b. Transport region length (geometry)


 (2) Input capacitance C<sub>i</sub> depends upon

 a. Charge separation (for FET the gate-tochannel spacing & BJT merged charge in base)
 b. Dielectric constant (material dependent)


### **Maximizing Controlled Charge in Devices**

#### **FET Structure**

**BJT/HBT Structure** 




Control charge  $Q_c$  is separated from controlled charge  $-Q_{ch}$ 



Control charge  $Q_c$  & controlled charge - $Q_{ch}$  share base region

### **Small-Signal Charge Control Model**


(No parasitic or external components included -- intrinsic model only)




# **Circuit Performance**

- Figures of Merit: f<sub>T</sub>, f<sub>max</sub>
- Static Frequency Dividers

An Interpretation of Current Gain-Bandwidth Product  $f_{T}$ 



#### **Cascade of Common-Emitter Stages**




 $f_{\rm T}$  is a rough measure of how well an active device can perform when cascaded with a chain of identical active devices.

Historically,  $f_{T}$  was easiest parameter to measure.

D. Estreich, Compound Semiconductor IC Symposium 2004 Primer Course

#### Figures of Merit – Include $h_{21}$ and $f_T$





D. Estreich, Compound Semiconductor IC Symposium 2004 Primer Course

# What do we need: $f_{\tau}$ , $f_{max}$ , or ... ?

Tuned ICs (MIMICs, RF): fmax sets gain, & max frequency, not ft.


...low ft/fmax ratio makes tuning design hard (high Q)






Lumped analog circuits need high & comparable ft and fmax.


(1.5:1 fmax/ft ratio often cited as good...)






#### **Distributed Amplifiers**

in principle, fmax-limited, ft not relevant.... (low ft makes design hard) M. Rodwell, UCSB






### What determines digital circuit speed?

• Neither  $f_T$  nor  $f_{max}$  predict digital circuit speed

$$\frac{1}{2\pi f_T} = \tau_B + \tau_C + \frac{kT}{qI_C} (C_{je} + C_{cb}) + (R_{ex} + r_c)C_{cb}$$
$$f_{max} = \sqrt{\frac{f_T}{8\pi R_{bb}}C_{cb}}$$

- RC time constant analysis can guide the design
- Must minimize interconnect RC loading and maximize device current per area.

# Frequency Dividers - 2004




S. Long, Compound Semiconductor IC Symposium 2004 Primer Course


## Scaling trends for CMOS

Complexity
Processing issues
Performance trends and tradeoffs
Future device innovations
Scaling effects on analog circuits

## Growth in Complexity



# A Modern CMOS Process




8. Schematic cross section of a typical PMOSFET and NMOSFET. (Figure from [3].)

12


P. Zeitzoff, J. Chung, "A Perspective from the 2003 ITRS Roadmap, IEEE Circuits And Devices Magazine," Jan-Feb 2005.


## **Advanced Metallization**



© J. Rabaey, et al, Digital Integrated Circuits<sup>2nd</sup>, Prentice-Hall, 2003

## **Advanced Metallization**





© Digital Integrated Circuits<sup>2nd</sup>

## **ITRS Roadmap for Silicon**






Figure 4 Definition of Metal Half Pitch

public.itrs.net from 2003 ITRS executive summary

## Half-pitch history






http://public.itrs.net

Still on the target – 2004 ITRS

## Gate Length History


#### 2003 ITRS Technology Trends - Gate Length



public.itrs.net from 20

from 2003 ITRS executive summary

## Scaling of Lithography



public.itrs.net

from 2003 ITRS executive summary

## **Scaling Challenges**

#### Lithography

- 193nm with lithographically friendly design rules
- 193nm immersion lithography
- 157nm? EUV?
- Power dissipation: P=CV<sup>2</sup>f + NWI<sub>off</sub>Vdd
  - Gate leakage current
  - Disproportionate scaling of Vdd and Vth
  - Off current increases with each generation
- Boron diffusion from p+ gate thru oxide

# 2004 Roadmap for Lithography

	Table 77a Lithography Technology Requirements—Near-term <u>UPDATED</u>								
	Year of Production	2003	2004	2005	2006	2007	2008	2009	
	Technology Node		hp90			hp65			
	DRAM								
	DRAM <sup>1</sup> / <sub>2</sub> Pitch (nm)	100	90	80	70	65	57	50	
	Contact in resist (nm)	130	110	100	90	80	70	60	
	Contact after etch (nm)	115	100	90	80	70	65	55	
WAS	Overlay	35	32	28	25	23	21	19	
IS	<u>Overlay [A]</u>	35	32	28	25	23	21	19	
	CD control (3 sigma) (nm)	12.2	11	9.8	8.6	8	7	6.1	
	MPU								
	MPU/ASCI Metal 1 (M1) ½ pitch (nm)	120	107	95	85	76	67	60	
	MPU ½ Pitch (nm) (uncontacted gate)	107	90	80	70	65	57	50	
WAS	MPU gate in resist (nm)	♦ 65	53	45	40	35	32	28	
IS	MPU gate in resist (nm)	<u>65</u>	<u>♦ 53</u>	45	40	35	32	28	
	MPU gate length after etch (nm)	45	37	32	28	25	22	20	
	Contact in resist (nm)	130	122	100	90	80	75	60	
	Contact after etch (nm)	120	107	95	85	76	67	60	
WAS	Gate CD control (3 sigma) (nm)	♦ 4.0	3.3	2.9	2.5	2.2	2	1.8	
IS	Gate CD control (3 sigma) (nm)	♦ 4.0	♦ 3.3	2.9	2.5	2.2	2	1.8	

Manufacturable solutions exist, and are being optimized Manufacturable solutions are known Interim solutions are known

•


Manufacturable solutions are NOT known


#### public.itrs.net

# Lithography – 2010 +

Table 77b         Lithography Technology Requirements—Long-term         UPDATED									
Year of Production	2010	2011	2012	2013	2014	2015	2016	2017	2018
Technology Node	hp45			hp32			hp22		
DRAM	-37 - 3	(5 j5	84. A	50	X2 0	8	94 S	(	
DRAM ½ Pitch (nm)	45	40	35	32	28	25	22	20	18
DRAM ½ Pitch (nm)	45	40	35	32	28	25	22	20	18
Contact in resist (nm)	55		45	40		35	30		25
Contact in resist (nm)	55	<u>50</u>	45	40	37	35	30	27	25
Contact after etch (m)	50		35	30		25	21		18
Contact after etch (m)	50	<u>40</u>	35	30	<u>28</u>	25	21	<u>20</u>	18
Overlay	18		14	12.8		10	8.8		7.2
Overlay [A]	18	<u>16</u>	14	<u>13</u>	<u>12</u>	10	8.8	<u>8</u>	7.2
CD control (3 sigma) (nm)	5.5		4.3	3.9		3.1	2.7		2.2
CD control (3 sigma) (nm)	5.5	4.8	4.3	3.9	<u>3.4</u>	3.1	2.7	2.4	2.2
MPU									
MPU/ASCI Metal 1 (M1) ½ pitch (nm)	54		42	38		30	27		21
MPU/ASCI Metal 1 (M1) ½ pitch (nm)	54	<u>48</u>	42	38	<u>34</u>	30	27	<u>24</u>	21
MPU ½ Pitch (nm) (uncontacted gate)	45		35	32		25	22		18
MPU ½ Pitch (nm) (uncontacted gate)	45	<u>40</u>	35	32	<u>28</u>	25	22	<u>20</u>	18
MPU gate in resist (nm)	25		20	18		15	13		10
MPU gate in resist (nm)	25	22	20	18	<u>17</u>	15	13	11	10
MPU gate length after etch (nm)	18		14	13		10	9		7
	18	<u>16</u>	14	13	11	10	9	<u>8</u>	7
	Year of Production Technology Node DRAM DRAM ½ Pitch (nm) DRAM ½ Pitch (nm) Contact in resist (nm) Contact in resist (nm) Contact after etch (m) Contact after etch (m) Overlay Overlay Overlay [A] CD control (3 sigma) (nm) CD control (3 sigma) (nm) MPU MPU/ASCI Metal 1 (M1) ½ pitch (nm) MPU/ASCI Metal 1 (M1) ½ pitch (nm) MPU ½ Pitch (nm) (uncontacted gate) MPU ½ Pitch (nm) (uncontacted gate) MPU gate in resist (nm)	Year of Production2010Technology Nodehp45DRAMDRAMDRAM ½ Pitch (nm)45DRAM ½ Pitch (nm)45Contact in resist (nm)55Contact in resist (nm)55Contact after etch (m)50Contact after etch (m)50Overlay18Overlay [A]18CD control (3 sigma) (nm)5.5CD control (3 sigma) (nm)5.5MPUMPU/ASCI Metal 1 (M1) ½ pitch (nm)54MPU ½ Pitch (nm) (uncontacted gate)45MPU ½ Pitch (nm) (uncontacted gate)45MPU gate in resist (nm)25MPU gate in resist (nm)25MPU gate length after etch (nm)18	Year of Production       2010       2011         Technology Node       hp45          DRAM        40         DRAM ½ Pitch (nm)       45       40         DRAM ½ Pitch (nm)       45       40         Contact in resist (nm)       55          Contact in resist (nm)       55       50         Contact after etch (m)       50       40         Overlay       50          Overlay       18          Overlay       18       16         CD control (3 sigma) (nm)       5.5          CD control (3 sigma) (nm)       5.5        4.8         MPU             MPU/ASCI Metal 1 (M1) ½ pitch (nm)       54           MPU ½ Pitch (nm) (uncontacted gate)       45           MPU ½ Pitch (nm) (uncontacted gate)       45            MPU gate in resist (nm)       25              MPU gate length after etch (nm)       18                 MPU ½ Pitch (nm) (uncontac	Year of Production       2010       2011       2012         Technology Node       hp45           DRAM          35         DRAM ½ Pitch (nm)       45       40       35         Contact in resist (nm)       55       45         Contact in resist (nm)       55       50       45         Contact after etch (m)       50       35       35         Contact after etch (m)       50       40       35         Overlay       18       14       40       35         Overlay       18       14       40       35         Overlay       18       14       43       43         Overlay [A]       18       16       14         CD control (3 sigma) (nm)       5.5       4.8       4.3         MPU       MPU       54       48       42         MPU/ASCI Metal 1 (M1) ½ pitch (nm)       54       48       42         MPU/ASCI Metal 1 (M1) ½ pitch (nm)       54       48       42         MPU ½ Pitch (nm) (uncontacted gate)       45       35         MPU ½ Pitch (nm) (uncontacted gate)       45       35         MPU gate in resist (nm)	Year of Production       2010       2011       2012       2013         Technology Node       hp45       hp45       hp32         DRAM         35       32         DRAM ½ Pitch (nm)       45       40       35       32         DRAM ½ Pitch (nm)       45       40       35       32         Contact in resist (nm)       55       45       40         Contact in resist (nm)       55       50       45       40         Contact after etch (m)       50       35       30       30         Overlay       18       14       12.8         Overlay       18       14       13         CD control (3 stgma) (nm)       5.5       4.8       4.3       3.9         CD control (3 stgma) (nm)       5.5       4.8       4.3       3.9         MPU       MPU       stgma) (nm)       54       48       42       38         MPU/ASCI Metal 1 (M1) ½ pitch (nm)       54       48       42       38         MPU ½ Pitch (nm) (uncontacted gate)       45       35       32         MPU gate in resist (nm)       25       20       18         MPU gate in resist (nm)       25	Year of Production       2010       2011       2012       2013       2014         Technology Node       hp45       hp45       hp32       hp33       hp33       hp33       hp33       hp33       hp33       hp33       hp33       hp33       hp34       hp44       hp43       hp33       hp34       hp44       hp44       hp44	Year of Production201020112012201320142015Technology Nodehp45hp32hp32hp32hp32hp32DRAMDRAM ½ Pitch (nm)454035322825Ontact in resist (nm)454035322825Contact in resist (nm)5545403735Contact in resist (nm)555045403735Contact after etch (m)5035302825Contact after etch (m)504035302825Overlay181412.810Overlay181412.810Overlay [A]5.54.33.93.43.1CD control (3 sigma) (nm)5.54.84.33.93.43.1MPUMPU/ASCI Metal 1 (M1) ½ pitch (nm)544842383430MPU/ASCI Metal 1 (M1) ½ pitch (nm)544035322525MPU ½ Pitch (nm) (uncontacted gate)4535322825MPU gate in resist (nm)2522201815MPU gate in resist (nm)2522201815MPU gate length after etch (nm)18141310	Year of Production2010201120122013201420152016Technology Nodehp45hp32hp32hp22hp32hp22DRAMDRAM3532282522DRAM ½ Pitch (nm)45403532282522Contact in resist (nm)55454035303530Contact in resist (nm)55504540373530Contact after etch (m)503530282521Contact after etch (m)50403530282521Overlay181412.8108.8Overlay [A]1816141312108.8CD control (3 sigma) (nm)5.54.84.33.93.43.12.7MPUMPU/ASCI Metal 1 (M1) ½ pitch (nm)54484238343027MPU ½ Pitch (nm) (uncontacted gate)45403532282522MPU ½ Pitch (nm) (uncontacted gate)454035322522MPU gate in resist (nm)25220181513MPU gate in resist (nm)25222018171513MPU gate length after etch (nm)181413109	Year of Production20102011201220132014201520162017Technology Node $hp45$ $hp32$ $hp32$ $hp22$ $hp22$ DRAMDRAM '/s Pitch (nm)4540353228252220DRAM '/s Pitch (nm)4540353228252220Contact in resist (nm)554540353027Contact in resist (nm)5550454037353027Contact after etch (m)50353028252120Overlay181412.8108.88Overlay1816141312108.88CD control (3 sigma) (nm)5.54.84.33.93.43.12.72.4MPUMPU/ASCI Metal 1 (M1) ½ pitch (nm)5448423834302724MPU '/ Pitch (nm) (uncontacted gate)45353228252220MPU '/ Pitch (nm) (uncontacted gate)45403532252220MPU gate in resist (nm)5448423834302724MPU gate in resist (nm)5440353228252220MPU gate in resist (nm)54414113109

http://public.itrs.net







# High Performance Roadmap

Year of Production	2003	2004	2005	2006	2007	2008	2009	2010	2012
Technology Node		hp90			hp65			hp45	
DRAM 1/2 Pitch (nm)	100	90	80	70	65	57	50	45	35
MPU Physical Gate Length (nm)	45	37	32	28	25	22	20	18	14
Vdd (V)	1.2	1.2	1.1	1.1	1.1	1	1	1	0.9
Chip Frequency (MHz)									
On-chip local clock	2,976	4,171	5,204	6,783	9,285	10,972	12,369	15,079	20,065
Allowable Maximum Po	Allowable Maximum Power								
High-performance with heatsink (VV)	149	158	167	180	189	200	210	218	240
Cost-performance (W)	80	84	91	98	104	109	114	120	131
Functions per chip at p (million transistors [Mtransistors])	roduction 153	193	243	307	386	487	614	773	1,227


P. Zeitzoff, J. Chung, "A Perspective from the 2003 ITRS Roadmap, IEEE Circuits And Devices Magazine," Jan-Feb 2005.



Sunlin Chou, ISSCC 2005 Plenary Speech




 Electron mobility enhancement in strained Si MOSFETs [18]. Electron mobility enhancement of ~1.8 × persists up to high E<sub>eff</sub>(~ 1 MV/cm). Strained-Si allows "moving off" of the universal mobility curve.




P. Zeitzoff, J. Chung, "A Perspective from the 2003 ITRS Roadmap, IEEE Circuits And Devices Magazine," Jan-Feb 2005.

Frequency (GHz)



P. Zeitzoff, J. Chung, "A Perspective from the 2003 ITRS Roadmap, IEEE Circuits And Devices Magazine," Jan-Feb 2005.



9. Gate leakage dependence on physically effective oxide thickness for pure and nitrided oxide [33].


C.T. Chuang et al., "Scaling Planar Silicon Devices," IEEE Circuits And Devices Magazine," Jan-Feb 2004.

### Tradeoffs

High Performance
 High speed in exchange for high leakage
 Low Standby Power
 Lower speed in exchange for low leakage

### Critical problems to be solved

> Hi k dielectric gate materials (2006-7) Leakage unacceptably high in next generation > Polysilicon depletion in gate electrode • Metal gates (2007 and beyond) > Planar bulk CMOS inadequate? (>2008) Fully-depleted SOI FINFET Nonclassical structures



C.T. Chuang et al., "Scaling Planar Silicon Devices," IEEE Circuits And Devices Magazine," Jan-Feb 2004.

## Scaling: challenges for analog

Scaling causes mismatches to increase due to finer geometry, higher deviation in threshold voltages and current/voltage gains.

Lower supply voltage reduces dynamic range and linearity.

Lower supply voltage makes switches more resistive – bad for Track/Hold

### Scaling: challenges for analog

Higher output conductance degrades gain

 Triode region is extended

 Higher gate and drain/source leakages

 increase power and influence accuracy of

THA
 More "Moore" will happen – mixed signal designers must adapt to less ideal CMOS devices.

#### **CMOS Device Scaling**

	0.25um	0.18um	0.13um
V <sub>dd</sub> (volt)	2.5	1.8	1.3
G <sub>m</sub> (ms/um)	0.3	0.4	0.6
R <sub>o</sub> (kΩ•um)	130	66.7	24
G <sub>m</sub> R <sub>o</sub>	39	27	14
A <sub>vth</sub> (mv•um)	7	5.5	4.5
<b>Α</b> <sub>β</sub> (%•um)	1.8	1.8	1.8
f <sub>T</sub> (GHz)	30	60	80
Vth(v)	0.46	0.42	0.34
l <sub>off</sub> (pA∕um)	10	20	320



Short Courses CSICS 2004 (Formerly GaAs IC Symposium) 💛



High Speed Electronics Laboratory

M.F.Chang, UCLA

## Microwave considerations for CMOS and SiGe BJTs






Fig. 6. MOSFET speed as a function of gate length [31]. The  $f_T$  and  $f_{MAX}$  demonstrate a clear gate length dependence. Note that the ratio of  $f_{MAX}/f_T$  decreases with decreasing gate length, demonstrating the increasing impact of parasitic gate resistance.

Larson, "Silicon Technology Tradeoffs for MS/RF SOC," IEEE Trans Elect Dev., March 2003.




Fig. 7. Comparison of voltage limitations of MOSFETs and HBTs as a function of  $f_T$  [31], [35]. The VDS(Rel) of the MOSFET is the recommended operating voltage to minimize long-term degradation of the transistor. The Si/SiGe HBT BVCEO and BVCBO maintain a roughly 1:3 relationship from 20 to 90 GHz.

Larson, "Silicon Technology Tradeoffs for MS/RF SOC," IEEE Trans Elect Dev., March 2003.





Fig. 12. Comparison of reported SiGe HBT and MOSFET minimum device noise figures as a function of peak  $f_T$ . For an equivalent intrinsic device speed, the MOSFET typically has an approximately 0.5-dB advantage, but this is difficult to realize in practice in a monolithic circuit due to the higher source impedance required.

Larson, "Silicon Technology Tradeoffs for MS/RF SOC," IEEE Trans Elect Dev., March 2003.

## SiGe BiCMOS ICs




#### Band Structure: Si/SiGe "Heterojunction Bipolar Transistor"



D. Estreich, Compound Semiconductor IC Symposium 2004 Primer Course

#### Self-aligned, selective epi SiGe HBT




Fmax = 180 GHz 5.5 ps ECL delay

#### **Deep trench isolation**

#### SOI Hi res substrate

K. Washio, SiGe HBT and BiCMOS Technologies for Optical Transmission and Wireless Communication Systems," IEEE Trans. On Elect. Dev., Vol. 50, #3, pp. 656-668, March 2003.

### Wafer cross section



K. Washio, SiGe HBT and BiCMOS Technologies for Optical Transmission and Wireless Communication Systems," IEEE Trans. On Elect. Dev., Vol. 50, #3, pp. 656-668, March 2003.






Fig. 4.  $f_T$  and  $f_{max}$  of the SiGe HBT extracted from  $h_{21}$  and U, respectively, from 40 GHz with -20 dB/dec rolloff. T = 25 °C.

J.S. Rieh, et al., "SiGe Heterojunction Bipolar Transistors and Circuits Towards Terahertz Communication Applications," IEEE Trans. On Microwave Theory and Techn., Oct. 2004.

### SiGe Generations

#### TABLE I

COMPARISON OF KEY PERFORMANCE PARAMETERS FOR SiGe TECHNOLOGIES FROM IBM. THE EXPERIMENTAL TECHNOLOGY (EXP. TECH.) IS UNDER DEVELOPMENT AND THE DATA THUS FAR ACHIEVED ARE LISTED

	5HP	6HP	7HP	8HP	Exp. Tech	
Lithographic node [µm]	0.5	0.25	0.18	0.13	0.13	
f <sub>T</sub> [GHz]	47	47	120	210	375	
f <sub>max</sub> [GHz]	65	65	100	285	210	
Beta	100	100	350	300	3500	
BV <sub>CEO</sub> [V]	3.4	3.4	1.8	1.7	1.4	
вv <sub>сво</sub> [V]	10.5	10.5	6.5	5.5	5.0	
J <sub>C</sub> @f <sub>T,peak</sub> [mA/μm²]	1.5	1.5	8	12	20	

J.S. Rieh, et al., "SiGe Heterojunction Bipolar Transistors and Circuits Towards Terahertz Communication Applications," IEEE Trans. On Microwave Theory and Techn., Oct. 2004.

## References

- 1. Sunlin Chou, "Innovation and Integation in the Nanoelectronics Era," IEEE ISSCC 2005 Plenary Speech
- 2. S. Long, D. Estreich, C. Chang, M. Venkataraman, "Compound Semiconductor Digital IC Technology," Chap. 69, in VLSI Handbook, CRC Press, 2000.
- 3. P. Zeitzoff, J. Chung, "A Perspective from the 2003 ITRS Roadmap, IEEE Circuits and Devices Magazine," Jan-Feb 2005.
- 4. J. Rabaey, et al, Digital Integrated Circuits, 2<sup>nd</sup> Ed., Prentice-Hall, 2003.
- 5. International Technology Roadmap for Semiconductors, 2003 Edition, Executive Summary. public.itrs.net
- 6. International Technology Roadmap for Semiconductors, Update 2004, Lithography. public.itrs.net
- 7. C.T. Chuang et al., "Scaling Planar Silicon Devices," IEEE Circuits and Devices Magazine," Jan-Feb 2004.
- 8. Prof. M.F. Chang, Short Course Notes on High Speed Data Conversion, IEEE Compound Semiconductor IC Symposium, Oct. 2004.
- 9. Larson, "Silicon Technology Tradeoffs for MS/RF SOC," IEEE Trans Elect Dev., March 2003.
- 10. K. Washio, SiGe HBT and BiCMOS Technologies for Optical Transmission and Wireless Communication Systems," IEEE Trans. On Elect. Dev., Vol. 50, #3, pp. 656-668, March 2003.
- 11. J.S. Rieh, et al., "SiGe Heterojunction Bipolar Transistors and Circuits Towards Terahertz Communication Applications," IEEE Trans. On Microwave Theory and Techn., Oct. 2004.