Part VII

Advanced Architectures

	Parts	Chapters
	I. Background and Motivation	 Combinational Digital Circuits Digital Circuits with Memory Computer System Technology Computer Performance
	II. Instruction-Set Architecture	 Instructions and Addressing Procedures and Data Assembly Language Programs Instruction-Set Variations
C P U	III. The Arithmetic/Logic Unit	 9. Number Representation 10. Adders and Simple ALUs 11. Multipliers and Dividers 12. Floating-Point Arithmetic
	IV. Data Path and Control	 Instruction Execution Steps Control Unit Synthesis Pipelined Data Paths Pipeline Performance Limits
	V. Memory System Design	 Main Memory Concepts Cache Memory Organization Mass Memory Concepts Virtual Memory and Paging
	VI. Input/Output and Interfacing	 Input/Output Devices Input/Ouput Programming Buses, Links, and Interfacing Context Switching and Interrupts
	VII. Advanced Architectures	 Road to Higher Performance Vector and Array Processing Shared-Memory Multiprocessing Distributed Multicomputing

COMPUTER ARCHITECTURE



o Supercomputers



BEHROOZ PARHAMI

Feb. 2011



Computer Architecture, Advanced Architectures



About This Presentation

This presentation is intended to support the use of the textbook *Computer Architecture: From Microprocessors to Supercomputers*, Oxford University Press, 2005, ISBN 0-19-515455-X. It is updated regularly by the author as part of his teaching of the upper-division course ECE 154, Introduction to Computer Architecture, at the University of California, Santa Barbara. Instructors can use these slides freely in classroom teaching and for other educational purposes. Any other use is strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised	Revised
First	July 2003	July 2004	July 2005	Mar. 2007	Feb. 2011*

* Minimal update, due to this part not being used for lectures in ECE 154 at UCSB







VII Advanced Architectures

Performance enhancement beyond what we have seen:

- What else can we do at the instruction execution level?
- Data parallelism: vector and array processing
- Control parallelism: parallel and distributed processing

Topics in This Part				
Chapter 25 Road to Higher Performance				
Chapter 26	Vector and Array Processing			
Chapter 27	Shared-Memory Multiprocessing			
Chapter 28	Distributed Multicomputing			







25 Road to Higher Performance

Review past, current, and future architectural trends:

- General-purpose and special-purpose acceleration
- Introduction to data and control parallelism

Topics in This Chapter

- 25.1 Past and Current Performance Trends
- 25.2 Performance-Driven ISA Extensions
- 25.3 Instruction-Level Parallelism
- 25.4 Speculation and Value Prediction
- 25.5 Special-Purpose Hardware Accelerators
- 25.6 Vector, Array, and Parallel Processing







25.1 Past and Current Performance Trends



Architectural Innovations for Improved Performance

Computer performance grew by a factor of about 10000 between 1980 and 2000 100 due to faster technology 100 due to better architecture Available computing power ca. 2000: GFLOPS on desktop TFLOPS in supercomputer center PFLOPS on drawing board

	Architectural method Improvement	factor	
Established methods	 1. Pipelining (and superpipelining) 2. Cache memory, 2-3 levels 3. RISC and related ideas 4. Multiple instruction issue (superscalar) 5. ISA extensions (e.g., for multimedia) 	$ \begin{array}{c} 3-8 \\ 2-5 \\ 2-3 \\ \hline 2-3 \\ \hline 1-3 \\ \end{array} $	Previously discussed
Newer methods	6. Multithreading (super-, hyper-)7. Speculation and value prediction8. Hardware acceleration9. Vector and array processing10. Parallel/distributed computing2-100	2-5 ? 2-3 ? -10 ? -10 ? 00s ?	Covered in Part VII

Feb. 2011





Peak Performance of Supercomputers





Figure 25.1 Trend in energy consumption for each MIPS of computational power in general-purpose processors and DSPs.

Feb. 2011





25.2 Performance-Driven ISA Extensions

Adding instructions that do more work per cycle

Shift-add: replace two instructions with one (e.g., multiply by 5) Multiply-add: replace two instructions with one ($x := c + a \times b$) Multiply-accumulate: reduce round-off error ($s := s + a \times b$) Conditional copy: to avoid some branches (e.g., in if-then-else)

Subword parallelism (for multimedia applications)

Intel MMX: multimedia extension 64-bit registers can hold multiple integer operands

Intel SSE: Streaming SIMD extension 128-bit registers can hold several floating-point operands





latel	Class	Instruction	Vector	Op type	Function or results
Intel		Register copy		32 bits	Integer register \leftrightarrow MMX register
MMX	Conv	Parallel pack	4, 2	Saturate	Convert to narrower elements
ISA	Сору	Parallel unpack low	8, 4, 2		Merge lower halves of 2 vectors
		Parallel unpack high	8, 4, 2		Merge upper halves of 2 vectors
Exten-		Parallel add	8, 4, 2	Wrap/Saturate [#]	Add; inhibit carry at boundaries
sion		Parallel subtract	8, 4, 2	Wrap/Saturate [#]	Subtract with carry inhibition
	A 111	Parallel multiply low	4		Multiply, keep the 4 low halves
	Arith- metic	Parallel multiply high	4		Multiply, keep the 4 high halves
	motio	Parallel multiply-add	4		Multiply, add adjacent products*
		Parallel compare equal	8, 4, 2		All 1s where equal, else all 0s
		Parallel compare greater	8, 4, 2		All 1s where greater, else all 0s
		Parallel left shift logical	4, 2, 1		Shift left, respect boundaries
	Shift	Parallel right shift logical	4, 2, 1		Shift right, respect boundaries
		Parallel right shift arith	4, 2		Arith shift within each (half)word
		Parallel AND	1	Bitwise	dest \leftarrow (src1) \land (src2)
	Logic	Parallel ANDNOT	1	Bitwise	dest \leftarrow (src1) \land (src2)'
	LUYIC	Parallel OR	1	Bitwise	dest \leftarrow (src1) \lor (src2)
		Parallel XOR	1	Bitwise	dest \leftarrow (src1) \oplus (src2)
	Memory	Parallel load MMX reg		32 or 64 bits	Address given in integer register
Table	access	Parallel store MMX reg		32 or 64 bit	Address given in integer register
25.1	Control	Empty FP tag bits			Required for compatibility ^{\$}

Feb. 2011





MMX Multiplication and Multiply-Add









MMX Parallel Comparisons



(a) Parallel compare equal

(b) Parallel compare greater

Figure 25.3 Parallel comparisons in MMX.



Computer Architecture, Advanced Architectures



25.3 Instruction-Level Parallelism



Figure 25.4 Available instruction-level parallelism and the speedup due to multiple instruction issue in superscalar processors [John91].







Instruction-Level Parallelism



Figure 25.5 A computation with inherent instruction-level parallelism.



Computer Architecture, Advanced Architectures



VLIW and EPIC Architectures

VLIW Very long instruction word architecture Explicitly parallel instruction computing



Hardware organization for IA-64. General and floating-Figure 25.6 point registers are 64-bit wide. Predicates are single-bit registers.



EPIC



Computer Architecture, Advanced Architectures



25.4 Speculation and Value Prediction



Figure 25.7 Examples of software speculation in IA-64.





Computer Architecture, Advanced Architectures



Value Prediction



Figure 25.8 Value prediction for multiplication or division via a memo table.







25.5 Special-Purpose Hardware Accelerators



Figure 25.9 General structure of a processor with configurable hardware accelerators.







Graphic Processors, Network Processors, etc.



Figure 25.10 Simplified block diagram of Toaster2, Cisco Systems' network processor.







25.6 Vector, Array, and Parallel Processing



Figure 25.11 The Flynn-Johnson classification of computer systems.



Computer Architecture, Advanced Architectures



SIMD Architectures

Data parallelism: executing one operation on multiple data streams

Concurrency in time – vector processing Concurrency in space – array processing

Example to provide context

Multiplying a coefficient vector by a data vector (e.g., in filtering) $y[i] := c[i] \times x[i], 0 \le i < n$

Sources of performance improvement in vector processing (details in the first half of Chapter 26)

One instruction is fetched and decoded for the entire operation The multiplications are known to be independent (no checking) Pipelining/concurrency in memory access as well as in arithmetic

Array processing is similar (details in the second half of Chapter 26)







MISD Architecture Example



Figure 25.12 Multiple instruction streams operating on a single data stream (MISD).



Computer Architecture, Advanced Architectures



MIMD Architectures

Control parallelism: executing several instruction streams in parallel

GMSV: Shared global memory – symmetric multiprocessors DMSV: Shared distributed memory – asymmetric multiprocessors DMMP: Message passing – multicomputers





Routers





Computer Architecture, Advanced Architectures



Inter-

connection

network

Amdahl's Law Revisited



Figure 4.4 Amdahl's law: speedup achieved if a fraction f of a task is unaffected and the remaining 1 - f part runs p times as fast.







26 Vector and Array Processing

Single instruction stream operating on multiple data streams

- Data parallelism in time = vector processing
- Data parallelism in space = array processing

Topics in This Chapter						
26.1	Operations on Vectors					
26.2	Vector Processor Implementation					
26.3 Vector Processor Performance						
26.4	Shared-Control Systems					
26.5	Array Processor Implementation					
26.6	Array Processor Performance					







26.1 Operations on Vectors

Sequential processor:

Vector processor:

 \times D

for i = 0 to 63 do
 P[i] := W[i] × D[i]
endfor

for i = 0 to 63 do
 X[i+1] := X[i] + Z[i]
 Y[i+1] := X[i+1] + Y[i]
endfor

Unparallelizable





26.2 Vector Processor Implementation



Figure 26.1 Simplified generic structure of a vector processor.

Feb. 2011



Computer Architecture, Advanced Architectures



Conflict-Free Memory Access

_	0	1	2		62	63	Bank number	0	1	2		62	63
	0,0	0,1	0,2	•••	0,62	0,63		0,0	0,1	0,2	•••	0,62	0,63
	1,0	1,1	1,2	•••	1,62	1,63		1,63	1,0	1,0	•••	1,61	1,62
	2,0	2,1	2,2	•••	2,62	2,63		2,62	2,63	2,0		2,60	2,61
	•	•	•	•	•	•	1	•	•		• •		•
	62,0	62,1	62,2	•	62,62	62,63		62,2	62,3	62,4	•	62,0	. 62,1
; ; ; ;	<mark>63,</mark> 0	63,1	63,2		63,62	63,63		63,1	63,2	63,3	· · · ·	63,63	63,0
	(a) Conventional row-major order (b) Skewed row-major order												

Figure 26.2 Skewed storage of the elements of a 64×64 matrix for conflict-free memory access in a 64-way interleaved memory. Elements of column 0 are highlighted in both diagrams .





Computer Architecture, Advanced Architectures



Overlapped Memory Access and Computation



Figure 26.3 Vector processing via segmented load/store of vectors in registers in a double-buffering scheme. Solid (dashed) lines show data flow in the current (next) segment.







26.3 Vector Processor Performance



Figure 26.4 Total latency of the vector computation $S := X \times Y + Z$, without and with pipeline chaining.







Performance as a Function of Vector Length



Figure 26.5 The per-element execution time in a vector processor as a function of the vector length.







26.4 Shared-Control Systems









Example Array Processor







Computer Architecture, Advanced Architectures



26.5 Array Processor Implementation



Figure 26.8 Handling of interprocessor communication via a mechanism similar to data forwarding.



Computer Architecture, Advanced Architectures





Feb. 2011





26.6 Array Processor Performance

Array processors perform well for the same class of problems that are suitable for vector processors

For *embarrassingly* (*pleasantly*) *parallel* problems, array processors can be faster and more energy-efficient than vector processors

A criticism of array processing:

For conditional computations, a significant part of the array remains idle while the "then" part is performed; subsequently, idle and busy processors reverse roles during the "else" part

However:

Considering array processors inefficient due to idle processors is like criticizing mass transportation because many seats are unoccupied most of the time

It's the total cost of computation that counts, not hardware utilization!





Computer Architecture, Advanced Architectures



27 Shared-Memory Multiprocessing

Multiple processors sharing a memory unit seems naïve

- Didn't we conclude that memory is the bottleneck?
- How then does it make sense to share the memory?

Topics in This Chapter

- 27.1 Centralized Shared Memory
- 27.2 Multiple Caches and Cache Coherence
- 27.3 Implementing Symmetric Multiprocessors
- 27.4 Distributed Shared Memory

27.5 Directories to Guide Data Access

27.6 Implementing Asymmetric Multiprocessors







Parallel Processing as a Topic of Study

An important area of study that allows us to overcome fundamental speed limits

Our treatment of the topic is quite brief (Chapters 26-27)

Graduate course ECE 254B: Adv. Computer Architecture – Parallel Processing Plenum Series in Computer Science

Introduction to Parallel Processing

Algorithms and Architectures



Behrooz Parhami

Feb. 2011



Computer Architecture, Advanced Architectures



27.1 Centralized Shared Memory



centralized shared-memory.







Processor-to-Memory Interconnection Network



Figure 27.2 Butterfly and the related Beneš network as examples of processor-to-memory interconnection network in a multiprocessor.

Feb. 2011



Computer Architecture, Advanced Architectures



Processor-to-Memory Interconnection Network



Figure 27.3 Interconnection of eight processors to 256 memory banks in Cray Y-MP, a supercomputer with multiple vector processors.

Feb. 2011



Computer Architecture, Advanced Architectures



Shared-Memory Programming: Broadcasting

Copy B[0] into all B[i] so that multiple processors can read its value without memory access conflicts

for
$$k = 0$$
 to $\lceil \log_2 p \rceil - 1$ processor j, $0 \le j < p$, do
B[j + 2^k] := B[j]
endfor



Feb. 2011



Computer Architecture, Advanced Architectures



Shared-Memory Programming: Summation

Sum reduction of vector x

```
processor j, 0 \le j < p, do Z[j] := X[j]
s := 1
while s 0 \le j , do
 Z[j + s] := X[j] + X[j + s]
 s := 2 \times s
```

endfor

0

1

2

3

4

5

6

7

8

9

Recursive doubling



S

1	0:0		
	0:1		
	1:2		
	2:3		
	3:4		M
	4:5		
	5:6		
	6:7		
	7:8		
	8:9		
		_	

0:0		
0:1		
0:2		
0:3		
1:4		
2:5		
3:6		
4:7		
5:8		
6:9		

0:0
0:1
0:2
0:3
0:4
0:5
0:6
0:7
0:8
0:9





Computer Architecture, Advanced Architectures



0:0

0:1

0:2

0:3

0:4

0:5

0:6

0:7

1:8 2:9

27.2 Multiple Caches and Cache Coherence



Private processor caches reduce memory access traffic through the interconnection network but lead to challenging consistency problems.





Computer Architecture, Advanced Architectures



Status of Data Copies



Figure 27.4 Various types of cached data blocks in a parallel processor with centralized main memory and private processor caches.

Feb. 2011







Figure 27.5 Finite-state control mechanism for a bus-based snoopy cache coherence protocol with write-back caches.





Computer Architecture, Advanced Architectures



27.3 Implementing Symmetric Multiprocessors



Very wide, high-bandwidth bus

Figure 27.6 Structure of a generic bus-based symmetric multiprocessor.





Bus Bandwidth Limits Performance

Example 27.1

Consider a shared-memory multiprocessor built around a single bus with a data bandwidth of x GB/s. Instructions and data words are 4 B wide, each instruction requires access to an average of 1.4 memory words (including the instruction itself). The combined hit rate for caches is 98%. Compute an upper bound on the multiprocessor performance in GIPS. Address lines are separate and do not affect the bus data bandwidth.

Solution

Executing an instruction implies a bus transfer of $1.4 \times 0.02 \times 4 = 0.112$ B. Thus, an absolute upper bound on performance is x/0.112 = 8.93x GIPS. Assuming a bus width of 32 B, no bus cycle or data going to waste, and a bus clock rate of y GHz, the performance bound becomes 286y GIPS. This bound is highly optimistic. Buses operate in the range 0.1 to 1 GHz. Thus, a performance level approaching 1 TIPS (perhaps even $\frac{1}{4}$ TIPS) is beyond reach with this type of architecture.







Implementing Snoopy Caches



Figure 27.7 Main structure for a snoop-based cache coherence algorithm.





Computer Architecture, Advanced Architectures



27.4 Distributed Shared Memory

Figure 27.8 Structure of a distributed shared-memory multiprocessor.

Computer Architecture, Advanced Architectures

27.5 Directories to Guide Data Access

Figure 27.9 Distributed shared-memory multiprocessor with a cache, directory, and memory module associated with each processor.

Feb. 2011

Computer Architecture, Advanced Architectures

Directory-Based Cache Coherence

Figure 27.10 States and transitions for a directory entry in a directorybased cache coherence protocol (*c* is the requesting cache).

Computer Architecture, Advanced Architectures

27.6 Implementing Asymmetric Multiprocessors

Figure 27.11 Structure of a ring-based distributed-memory multiprocessor.

Computer Architecture, Advanced Architectures

Figure 27.11 Structure of a ring-based distributed-memory multiprocessor.

Computer Architecture, Advanced Architectures

28 Distributed Multicomputing

Computer architects' dream: connect computers like toy blocks

- Building multicomputers from loosely connected nodes
- Internode communication is done via message passing

Topics in This Chapter

- 28.1 Communication by Message Passing
- 28.2 Interconnection Networks
- 28.3 Message Composition and Routing
- 28.4 Building and Using Multicomputers
- 28.5 Network-Based Distributed Computing
- 28.6 Grid Computing and Beyond

28.1 Communication by Message Passing

Figure 28.1 Structure of a distributed multicomputer.

Computer Architecture, Advanced Architectures

Router Design

Computer Architecture, Advanced Architectures

Building Networks from Switches

Interprocess Communication via Messages

28.2 Interconnection Networks

(a) Direct network

(b) Indirect network

Figure 28.5 Examples of direct and indirect interconnection networks.

Computer Architecture, Advanced Architectures

Direct Interconnection Networks

Figure 28.6 A sampling of common direct interconnection networks. Only routers are shown; a computing node is implicit for each router.

Feb. 2011

Computer Architecture, Advanced Architectures

Indirect Interconnection Networks

(a) Hierarchical buses

(b) Omega network

Figure 28.7 Two commonly used indirect interconnection networks.

Computer Architecture, Advanced Architectures

28.3 Message Composition and Routing

Figure 28.8 Messages and their parts for message passing.

Computer Architecture, Advanced Architectures

Wormhole Switching

(a) Two worms en route to their respective destinations

(b) Deadlock due to circular waiting of four blocked worms

Figure 28.9 Concepts of wormhole switching.

Computer Architecture, Advanced Architectures

28.4 Building and Using Multicomputers

Figure 28.10 A task system and schedules on 1, 2, and 3 computers.

Computer Architecture, Advanced Architectures

Building Multicomputers from Commodity Nodes

(a) Current racks of modules

(b) Futuristic toy-block construction

Figure 28.11 Growing clusters using modular nodes.

Computer Architecture, Advanced Architectures

28.5 Network-Based Distributed Computing

Figure 28.12 Network of workstations.

Computer Architecture, Advanced Architectures

28.6 Grid Computing and Beyond

Computational grid is analogous to the power grid

Decouples the "production" and "consumption" of computational power

Homes don't have an electricity generator; why should they have a computer?

Advantages of computational grid:

Near continuous availability of computational and related resources Resource requirements based on sum of averages, rather than sum of peaks Paying for services based on actual usage rather than peak demand Distributed data storage for higher reliability, availability, and security Universal access to specialized and one-of-a-kind computing resources

Still to be worked out as of late 2000s: How to charge for compute usage

Computer Architecture, Advanced Architectures

Computing in the Cloud

Computational resources, both hardware and software, are provided by, and managed within, the cloud

Users pay a fee for access

Managing / upgrading is much more efficient in large, centralized facilities (warehouse-sized data centers or server farms)

This is a natural continuation of the outsourcing trend for special services, so that companies can focus their energies on their main business

The Shrinking Supercomputer

Feb. 2011

Computer Architecture, Advanced Architectures

Warehouse-Sized Data Centers

COOLING: High-efficiency water-based cooling systems—less energy-intensive than traditional chillers—circulate cold water through the containers to remove heat, eliminating the need for air-conditioned rooms. STRUCTURE: A 24 000-square-meter facility houses 400 containers. Delivered by trucks, the containers attach to a spine infrastructure that feeds network connectivity, power, and water. The data center has no conventional raised floors.

POWER: Two power substations feed a total of 300 megawatts to the data center, with 200 MW used for computing equipment and 100 MW for cooling and electrical losses. Batteries and generators provide backup power.

Power and water distribution

Water-based cooling system

Truck carrying container **CONTAINER:** Each 67.5cubic-meter container houses 2500 servers, about 10 times as many as conventional data centers pack in the same space. Each container integrates computing, networking, power, and cooling systems.

Racks of servers Power supply Image from IEEE Spectrum, June 2009

Feb. 2011

Computer Architecture, Advanced Architectures

