|
|
(One intermediate revision by the same user not shown) |
Line 1: |
Line 1: |
− | ==Process Issues and Defects==
| |
| | | |
− | {| border="3"
| |
− | |+ '''Hybrid Silicon Process'''
| |
− | |- style="background:red; color:white"
| |
− | ! Process Step!! Issue or Defect !! Link
| |
− | |-
| |
− | | [[Initial wafer check]] || || ||
| |
− | |-
| |
− | | [[Dice and cleave]] || || ||
| |
− | |-
| |
− | | [[SOI waveguide]] || || ||
| |
− | |-
| |
− | | [[SOI grating]] || || ||
| |
− | |-
| |
− | | [[SOI actives]] || || ||
| |
− | |-
| |
− | | [[Vertical channel]] || || ||
| |
− | |-
| |
− | | [[Protection layer]] || || ||
| |
− | |-
| |
− | | [[Quantum well intermixing]] || || ||
| |
− | |-
| |
− | | [[Wafer bonding]] || Bubbles,Poor Bond, Edge Issues || ||
| |
− | |-
| |
− | | [[Gap fill]] || || ||
| |
− | |-
| |
− | | [[P-mesa]] || || ||
| |
− | |-
| |
− | | [[Lower SCH]] || || ||
| |
− | |-
| |
− | | [[N-InP]] || || ||
| |
− | |-
| |
− | | [[N-metal]] || || ||
| |
− | |-
| |
− | | [[P-metal]] || || ||
| |
− | |-
| |
− | | [[Ion implantation]] || || ||
| |
− | |-
| |
− | | [[Via]] || || ||
| |
− | |-
| |
− | | [[Probe metal]] || || ||
| |
− | |-
| |
− | | [[Remove III/V in gap]] || || ||
| |
− | |-
| |
− | | [[Dice and polish]] || || ||
| |
− | |-
| |