Difference between revisions of "CaseList"
From OptoelectronicsWiki
Line 2: | Line 2: | ||
{| border="3" | {| border="3" | ||
− | |+ '''Hybrid Silicon Process | + | |+ '''Hybrid Silicon Process''' |
|- style="background:red; color:white" | |- style="background:red; color:white" | ||
! Process Step!! Issue or Defect !! Link | ! Process Step!! Issue or Defect !! Link | ||
Line 45: | Line 45: | ||
|- | |- | ||
| [[Dice and polish]] || || || | | [[Dice and polish]] || || || | ||
− | |||
− | |||
|- | |- |
Revision as of 09:29, 3 November 2011
Process Issues and Defects
Process Step | Issue or Defect | Link | |
---|---|---|---|
Initial wafer check | |||
Dice and cleave | |||
SOI waveguide | |||
SOI grating | |||
SOI actives | |||
Vertical channel | |||
Protection layer | |||
Quantum well intermixing | |||
Wafer bonding | |||
Gap fill | |||
P-mesa | |||
Lower SCH | |||
N-InP | |||
N-metal | |||
P-metal | |||
Ion implantation | |||
Via | |||
Probe metal | |||
Remove III/V in gap | |||
Dice and polish |