ECE137B
Spring 2023
DO NOT GO TO THE SCHEDULED LAB HOURS during the first week of classes. The laboratory/design content of the class is run on an independent basis. Design projects are assigned and a due date is given. Students work in the lab constructing and testing their designs, working in the lab at whatever time they find most suitable to work.
Hit the refresh button to make sure you see recent updates to HW, labs, etc
Recent updates
will be posted here
Problem set "6" has
been posted.
Picking
Up Your Graded Assignments
*********************************************************
Prof. Mark Rodwell
Office Hrs: Tuesdays 4-5PM, Thursdays 4-5 PM, ESB Room 2205F.
Tuesdays, Thursdays 12:30pm-1:45pm PSYCH 1902
Midterm exam: Thursday
May 4, 12:30pm-1:45pm PSYCH 1902
Dead week: June 5- 9
Final Exam: Monday June 12, 12 - 3 p.m. PSYCH 1902
(From UCSB final exam schedule and UCSB academic calendar)
I will schedule reviews near the times of the 3 lab checkoffs, and the mid-term and final exams.
Date |
Time |
Location |
Subject / Objective |
Friday March 13 |
5-30PM |
Phelps 1437 |
overview of lab projects |
Friday April 27 |
T5-630PM |
Phelps 1437 |
lab discussion: checkoff 2 5-530, 530-6, 6-630 for
labs 1,2,3. |
Friday May 19 |
5-630PM |
Phelps 1437 |
lab discussion: checkoff 3 5-530, 530-6, 6-630 for
labs 1,2,3 |
TBA |
TBA |
TBA |
final exam review |
TA |
Email |
office hours |
Location |
Giorgi, Joaquin |
Thurs: 5-6 |
The lab
|
|
Nikhar, Srijan |
srijannikhar@ucsb.edu |
Tues 3-4 |
the lab |
TBA |
TBA |
TBA |
The lab
|
Please note
that these office hours will be replaced (will not be held ) during weeks
when the TAs are holding office hours in the lab. See below |
Wardlaw, Camille |
none |
n/A |
|
Dinkelacker, Alex |
none |
n/A |
Comments about class preparation.
The laboratory/design content of the class is run on an independent basis. Design projects are assigned and a due date is given. Students work in the lab, working in groups of two (not three) constructing and testing their designs, working in the lab at whatever time they find most suitable to work.
During the week of that each lab project is due, the above TA hours will *not* be held.
Instead, the TAs will be in the lab to provide you with guidance in the lab, at hours posted both here and on the lab door.
Please note:
TA Srijan: fiber
optic project
TA Joaquin:. Pulse width modulation project
Dates and times when TA
hours will be held in the lab. Checkoff times=* |
||||
Monday |
Tuesday |
Wednesday |
Thursday |
Friday |
** |
|
|||
April 17 |
April 18 5-6 JG |
April 19 5-6 JG |
April 20 5-630 JG 5-630 SN |
April 21 4-5 JG |
April 24 530-7 SN |
April 25 *3-11PM: SN *4-11PM JG |
|
|
|
May 1 |
May 2 4-5: SN |
May 3 4-5: JG 530-630: SN |
May 4 4-5: JG 4-5: SN |
May 5 4-5: JG 4-5: SN |
May 8
|
May 9 4-6: JG |
May 10 530-730: SN |
May 11 4-6: SN |
May 12 4-6: SN 4-6: JG |
May 15 checkoffs
|
|
|
|
|
May 22
|
May 23 5-6PM: JG |
May 24 4-5PM: |
May 25 5-630PM:JG |
May 26
|
May 29
|
May 30 4-6: SN 4-6: JG |
May 31 4-6: JG 530-730: SN |
June 1 4-6: SN |
June 2 4-6: JG |
June 5 |
June 6. checkoffs |
|
|
|
Checkoffs will be in the lab, and will be by appointment. A signup sheet for lab checkoffs will be distributed in lecture. Please see the TAs if you must change your appointment time. During the checkoff periods, the TAs are not available to provide you with guidance, and the lab is will be closed except to those checking off. This means that you should plan to have your lab fully tested and working the day before.
Problem sets are due 5PM by
Gauchospace upload |
||||
# |
week |
what |
due |
files |
1 |
2 |
nodal analysis, frequency & transient
response, poles/zeros. |
4/14/23 |
assignment: |
updates: |
||||
2 |
3 |
nodal analysis, frequency
& transient response, poles/zeros. |
4/21/23 |
assignment: |
updates: |
||||
3 |
4 |
frequency/transient
response of CS/CE, and CB/CG stages |
5/1/23 |
assignment: |
updates: |
||||
4 |
6 |
frequency/transient
response of CC and CD stages |
|
assignment: cancelled |
updates: |
||||
5 |
7 |
Frequency response of multistage amplifiers & op-amps |
5/19/23 |
assignment: |
updates: |
||||
6 |
8 |
Basics of negative feeback
and stability. |
5/30/23 |
assignment: |
updates: |
||||
7 |
9 |
Putting it all together:
finding op-amp poles and computing op-amp phase margin |
Tues not due |
assignment: to be posted |
updates: |
Missing parameters in assignments: Often a problem statement will omit to give certain parameter values. In those cases, use default values, as below. In some problems, you are asked to use data sheet values for device parameters. In those cases, be certain that the data is not on the data sheet before using these default values.
channel output conductance
parameter, lambda (MOSFETS) |
0 in DC calculations 1/(10 V) in AC calculations |
MOS channel mobility |
400 cm^2/(volt-second)
NMOS, 200 for PMOS |
MOS saturation drift
velocity |
10^7 cm/s NMOS, 5*10^6 cm/s
PMOS |
MOS gate length |
90 nm |
gate oxide thickness |
1 nm |
MOSFET threshold voltage |
+0.3 V (NMOS), -0.3V (PMOS) |
Va,
Early voltage (BJTs) |
100 V. |
beta (current gain of BJTs) |
100 |
Vce(sat) (BJTs) |
0.5 V |
Vbe(on) (BJTs) |
0.7 V |
Ise of BJTs in current mirrors |
matched if not specified
otherwise |
vsatCoxWg (or mCoxWg /Lg)and
Vth of MOSFETs in
current mirrors |
|
Graded HW and Lab projects are obtained from the TAs. Please see them during either office hours or during their lab hours.
Solutions will be posted on Gauchospace.
You have the choice of doing one of two possible lab
projects.
Each project is a major project, and will take the whole quarter. To keep you
on schedule, there will be three checkoff phases.
Project # |
Name |
files |
Digital audio power
amplifier |
Matlab files: longer_pwm_plus_feedback.m slow
running more accurate pulse width simulation raised_cos_baseband_filter2.m.
sub-file needed for all simulations hann.m
sub-file needed for all simulations summary_PWM.pdf set of images from the PWM
simulations |
|
fast fiber optic link |
||
General lab hints: lab_hints.pdf |
what |
when |
first checkoff phase 10% of points |
design review: none checkoff: 4/25/2023 report: 4/28/2023 |
updates: |
|
second checkoff phase 35% of points |
design review
document: 5/1/2023 checkoff: report: |
updates: |
|
third checkoff phase |
design review
document: 5/26/2023 checkoff: 6/2/2023 report: 6/7/2023 |
updates: |
|
Check-offs are by
appointment with the TAs |
|
Design review contains: (1)
statement of design goals, (2) circuit diagram, (3) calculations proving that
the circuit will meet specifications. |
The main text for the class is the online lecture notes- these are available via the links below.
You may also find it helpful to have a quality analog IC design text book. If you don't have one, possible texts for this class include Fundamentals of Microelectronics by Behzad Razavi, Microelectronic Circuit Design by R.C. Jaeger and T.N. Blalock, or Analysis and Design of Analog Integrated Circuits by Grey, Meyer, and Lewis. These books can be purchased online from many vendors. Older editions have the advantage that used copies can be obtained at a lower price. Any of these books would be just fine.
Every textbook covers the material differently, as do the lecture notes. It helps to have several perspectives.
Spring 2023: I will be revising these during the term: please check for updates.
Please read each note set
before attending lectures. It will then be much easier to follow the lectures
! |
|||
week |
set |
subject |
comment |
review |
Fourier transforms |
review of 130AB, 10ABC |
|
review |
LaPlace transforms |
review of 130AB, 10ABC |
|
review |
First-order circuits |
review of 130AB, 10ABC |
|
review |
RCL networks, 2nd-order
circuits |
review of 130AB, 10ABC |
|
1 |
Transistor high-frequency
models |
|
|
1 |
Common source/emitter
frequency response |
|
|
2 |
Emitter degeneration:
approximate |
|
|
2 |
Ampl. LF/HF pulse response,
dominant poles |
|
|
3 |
Common gate/base frequency
response |
|
|
3 |
Method of time constants |
|
|
4 |
Digital circuits: delays
and risetimes |
|
|
4 |
MOTC, source and emitter
followers |
|
|
4 |
Multistage frequency
response analysis |
|
|
5 |
Multistage frequency
response analysis |
|
|
6 |
Multistage frequency
response analysis |
|
|
6 |
Negative feedback |
|
|
7 |
Feedback & transfer
functions |
|
|
8 |
Bode Feedback stability
criterion |
||
9 |
Feedback loop compensation |
||
10 |
Port impedance and feedback |
very detailed.. |
|
10 |
Feedback example |
subtle |
|
10 |
Nyquist stability
criterion. |
|
material |
comment |
you can bring this to the
exams. |
|
|
|
dated, but seminal |
|
hints for testing op-amps
for design projects |
|
for making Bode plots |
|
|
|
|
|
|
|
Good general reference on
op-amps |
year |
exam |
solution |
2002 |
||
2006 |
|
|
2006 |
||
2007 |
||
2007 |
|
|
2001 |
|
|
2003 |
|
|
2003 |
|
|
2004 |
|
|
2004 |
|
|
2006 |
||
2006 |
||
2007 |
|
|
2007 |
|
|
2014 |
||
2014 |
||
2014 |
|
|
2014 |
|
|
2015 |
||
2015 |
||
2015 |
||
2015 |
||
2016 |
||
2016 |
||
2016 |
Type |
link |
comment |
MOSFETs |
|
|
small-signal matched pairs |
good for general analog
design at moderate frequencies. |
|
small-signal arrays |
||
small-signal array |
low (near zero) threshold
voltage. |
|
medium-power |
high current devices, good
also as small-signal FETs at 1-100mA bias. At lower currents, the data sheet
does not provide data, and a curve-tracer must be used |
|
high-power |
Serve well as a
complementary power output stage DC-100kHz. |
|
Bipolar Transistors |
|
|
small-signal |
the data sheets give a
spice Model with tau_f and Ccb and Cje
specified. use the formulas Ccb(Vcb)=Cjc /
(1+Vcb/Vjc)^MJC Cje(Vbe)=Cje/(1+Vbe/Vje)^MJE |
|
medium-to-high-power |
The datasheets for the
power transistors are missing the ft and Ccb specifications. These are: ft = 3.0 MHz (IC = 250mA,
VCE = 10 V) for both NPN and PNP Cob = 100 pF (IE = 0, VCB =
10 V) for both NPN and PNP |
|
matched pairs and arrays |
|
|
Operational-amplifiers |
|
|
5 V op-amps (single-dual,
quad) |
low-voltage, precision
op-amps |
|
3MHz dual-supply op-amp |
|
|
fast (15 MHz) op-amp |
inexpensive |
|
even faster (80MHz) op-amp |
expensive |
|
High Speed Analog
Comparators |
|
|
|
Precision, expensive. |
|
|
cheaper, in stock as of 4/2019. |
|
|
cheaper, seems to be obsolete |
|
CMOS D-type flip flops |
|
|
|
sufficiently fast for the
power delta-sigma adc |
|
|
faster device for use in
the fiber optic project |
|
|
amother fast flip-flop |
|
CMOS XOR gate |
|
|
|
faster device for use in
the fiber optic project |
|
Fiber Optic Components |
|
these couple to
"fat" optical fiber |
from Industrial fiber
optics, inc |
|
|
|
10ns 650nm LED (use with
IFE98) |
|
|
PIN Photodiode (use with
IFD91) |
|
|
vendor
* |
3nm 870nm LED (use with
IFE98)* |
|
optical fiber for the above |
the ECE shop has this. |
High performance Fiber optic components |
|
these couple to 50micron
multimode fiber |
|
850 nm high-speed laser
diode |
|
|
500nm ~ 1100nm high-speed
PIN photodetector. |
|
|
optical fiber for the above |
the ECE shop will stock
these these**. You need a multimode optical fiber with a 50 micron core, 125
micron cladding, and ST connectors on both ends |
*The ECE electronics
shop should also have these in stock: check there first.
**April 2018: please
go to here . In future, the ECE shop will stock these